public-mirrors/linux
1
0
Fork 0
mirror of git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2025-08-05 16:54:27 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
linux/arch/riscv/boot/dts/renesas
History
Exact
Conor Dooley 1064013303 riscv: dts: renesas: Add specific RZ/Five cache compatible 
When the binding was originally written, it was assumed that all
ax45mp-caches had the same properties etc. This has turned out to be
incorrect, as the QiLai SoC has a different number of cache-sets.

Add a specific compatible for the RZ/Five for property enforcement and
in case there turns out to be additional differences between these
implementations of the cache controller.

Acked-by: Ben Zong-You Xie <ben717@andestech.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/20250512-sphere-plenty-8ce4cd772745@spud
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2025-05-14 13:30:06 +02:00
..
Makefile
r9a07g043f.dtsi riscv: dts: renesas: Add specific RZ/Five cache compatible 2025-05-14 13:30:06 +02:00
r9a07g043f01-smarc.dts
rzfive-smarc-som.dtsi arm64: dts: renesas: rzg2ul-smarc-som: Enable serial NOR flash 2024-10-09 13:47:07 +02:00
rzfive-smarc.dtsi