mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
5e4e8c1415
Add XSPI core clock definitions to the clock bindings for the Renesas R9A09G056 and R9A09G057 SoCs. These clocks IDs are used to support XSPI interface. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250627204237.214635-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
26 lines
881 B
C
26 lines
881 B
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
*
|
|
* Copyright (C) 2024 Renesas Electronics Corp.
|
|
*/
|
|
#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__
|
|
#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__
|
|
|
|
#include <dt-bindings/clock/renesas-cpg-mssr.h>
|
|
|
|
/* Core Clock list */
|
|
#define R9A09G057_SYS_0_PCLK 0
|
|
#define R9A09G057_CA55_0_CORE_CLK0 1
|
|
#define R9A09G057_CA55_0_CORE_CLK1 2
|
|
#define R9A09G057_CA55_0_CORE_CLK2 3
|
|
#define R9A09G057_CA55_0_CORE_CLK3 4
|
|
#define R9A09G057_CA55_0_PERIPHCLK 5
|
|
#define R9A09G057_CM33_CLK0 6
|
|
#define R9A09G057_CST_0_SWCLKTCK 7
|
|
#define R9A09G057_IOTOP_0_SHCLK 8
|
|
#define R9A09G057_USB2_0_CLK_CORE0 9
|
|
#define R9A09G057_USB2_0_CLK_CORE1 10
|
|
#define R9A09G057_GBETH_0_CLK_PTP_REF_I 11
|
|
#define R9A09G057_GBETH_1_CLK_PTP_REF_I 12
|
|
#define R9A09G057_SPI_CLK_SPI 13
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__ */
|