linux/include/dt-bindings/clock/qcom,ipq-cmn-pll.h

/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_IPQ_CMN_PLL_H
#define _DT_BINDINGS_CLK_QCOM_IPQ_CMN_PLL_H

/* CMN PLL core clock. */
#define CMN_PLL_CLK			0

/* The output clocks from CMN PLL of IPQ9574. */
#define XO_24MHZ_CLK			1
#define SLEEP_32KHZ_CLK			2
#define PCS_31P25MHZ_CLK		3
#define NSS_1200MHZ_CLK			4
#define PPE_353MHZ_CLK			5
#define ETH0_50MHZ_CLK			6
#define ETH1_50MHZ_CLK			7
#define ETH2_50MHZ_CLK			8
#define ETH_25MHZ_CLK			9
#endif
dt-bindings: clock: qcom: Add CMN PLL clock controller for IPQ SoC The CMN PLL controller provides clocks to networking hardware blocks and to GCC on Qualcomm IPQ9574 SoC. It receives input clock from the on-chip Wi-Fi, and produces output clocks at fixed rates. These output rates are predetermined, and are unrelated to the input clock rate. The primary purpose of CMN PLL is to supply clocks to the networking hardware such as PPE (packet process engine), PCS and the externally connected switch or PHY device. The CMN PLL block also outputs fixed rate clocks to GCC, such as 24 MHZ as XO clock and 32 KHZ as sleep clock supplied to GCC. Signed-off-by: Luo Jie <quic_luoj@quicinc.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20250103-qcom_ipq_cmnpll-v8-1-c89fb4d4849d@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org> 2025-01-03 15:31:34 +08:00			`/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */`
			`/*`
			`* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.`
			`*/`

			`#ifndef _DT_BINDINGS_CLK_QCOM_IPQ_CMN_PLL_H`
			`#define _DT_BINDINGS_CLK_QCOM_IPQ_CMN_PLL_H`

			`/* CMN PLL core clock. */`
			`#define CMN_PLL_CLK 0`

			`/* The output clocks from CMN PLL of IPQ9574. */`
			`#define XO_24MHZ_CLK 1`
			`#define SLEEP_32KHZ_CLK 2`
			`#define PCS_31P25MHZ_CLK 3`
			`#define NSS_1200MHZ_CLK 4`
			`#define PPE_353MHZ_CLK 5`
			`#define ETH0_50MHZ_CLK 6`
			`#define ETH1_50MHZ_CLK 7`
			`#define ETH2_50MHZ_CLK 8`
			`#define ETH_25MHZ_CLK 9`
			`#endif`