mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
724ba67515
The arm dts directory has grown to 1559 boards which makes it a bit unwieldy to maintain and use. Past attempts stalled out due to plans to move .dts files out of the kernel tree. Doing that is no longer planned (any time soon at least), so let's go ahead and group .dts files by vendors. This move aligns arm with arm64 .dts file structure. There's no change to dtbs_install as the flat structure is maintained on install. The naming of vendor directories is roughly in this order of preference: - Matching original and current SoC vendor prefix/name (e.g. ti, qcom) - Current vendor prefix/name if still actively sold (SoCs which have been aquired) (e.g. nxp/imx) - Existing platform name for older platforms not sold/maintained by any company (e.g. gemini, nspire) The whole move was scripted with the exception of MAINTAINERS and a few makefile fixups. Acked-by: Viresh Kumar <viresh.kumar@linaro.org> Acked-by: Michal Simek <michal.simek@amd.com> #Xilinx Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Acked-by: Neil Armstrong <neil.armstrong@linaro.org> Acked-by: Paul Barker <paul.barker@sancloud.com> Acked-by: Tony Lindgren <tony@atomide.com> Acked-by: Gregory CLEMENT <gregory.clement@bootlin.com> Acked-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Wei Xu <xuwei5@hisilicon.com> #hisilicon Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Nick Hawkins <nick.hawkins@hpe.com> Acked-by: Baruch Siach <baruch@tkos.co.il> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Reviewed-by: Andre Przywara <andre.przywara@arm.com> Acked-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com> Acked-by: Peter Rosin <peda@axentia.se> Acked-by: Jesper Nilsson <jesper.nilsson@axis.com> Acked-by: Sudeep Holla <sudeep.holla@arm.com> Acked-by: Florian Fainelli <f.fainelli@gmail.com> #broadcom Acked-by: Manivannan Sadhasivam <mani@kernel.org> Reviewed-by: Jisheng Zhang <jszhang@kernel.org> Acked-by: Patrice Chotard <patrice.chotard@foss.st.com> Acked-by: Romain Perier <romain.perier@gmail.com> Acked-by: Alexandre TORGUE <alexandre.torgue@st.com> Acked-by: Shawn Guo <shawnguo@kernel.org> Acked-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Acked-by: Enric Balletbo i Serra <eballetbo@gmail.com> Signed-off-by: Rob Herring <robh@kernel.org>
150 lines
3.5 KiB
Text
150 lines
3.5 KiB
Text
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
/*
|
|
* Copyright (C) 2021 BSH Hausgeraete GmbH
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include "imx6ulz.dtsi"
|
|
|
|
/ {
|
|
model = "BSH SMM M2";
|
|
compatible = "bsh,imx6ulz-bsh-smm-m2", "fsl,imx6ull", "fsl,imx6ulz";
|
|
|
|
chosen {
|
|
stdout-path = &uart4;
|
|
};
|
|
|
|
usdhc2_pwrseq: usdhc2-pwrseq {
|
|
compatible = "mmc-pwrseq-simple";
|
|
reset-gpios = <&gpio2 21 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
&gpmi {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_gpmi_nand>;
|
|
nand-on-flash-bbt;
|
|
status = "okay";
|
|
};
|
|
|
|
&snvs_poweroff {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart3>;
|
|
uart-has-rtscts;
|
|
status = "okay";
|
|
|
|
bluetooth {
|
|
compatible = "brcm,bcm4330-bt";
|
|
max-speed = <3000000>;
|
|
shutdown-gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
|
|
device-wakeup-gpios = <&gpio2 17 GPIO_ACTIVE_HIGH>;
|
|
host-wakeup-gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
&uart4 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart4>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg1 {
|
|
dr_mode = "peripheral";
|
|
srp-disable;
|
|
hnp-disable;
|
|
adp-disable;
|
|
status = "okay";
|
|
};
|
|
|
|
&usbphy1 {
|
|
fsl,tx-d-cal = <106>;
|
|
};
|
|
|
|
&usdhc2 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_wlan>;
|
|
bus-width = <4>;
|
|
no-1-8-v;
|
|
non-removable;
|
|
cap-power-off-card;
|
|
keep-power-in-suspend;
|
|
cap-sdio-irq;
|
|
mmc-pwrseq = <&usdhc2_pwrseq>;
|
|
status = "okay";
|
|
|
|
brcmf: wifi@1 {
|
|
reg = <1>;
|
|
compatible = "brcm,bcm4329-fmac";
|
|
interrupt-parent = <&gpio1>;
|
|
interrupts = <18 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "host-wake";
|
|
};
|
|
};
|
|
|
|
&wdog1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl_gpmi_nand: gpmi-nand {
|
|
fsl,pins = <
|
|
MX6UL_PAD_NAND_CLE__RAWNAND_CLE 0xb0b1
|
|
MX6UL_PAD_NAND_ALE__RAWNAND_ALE 0xb0b1
|
|
MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B 0xb0b1
|
|
MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
|
|
MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B 0xb0b1
|
|
MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B 0xb0b1
|
|
MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B 0xb0b1
|
|
MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00 0xb0b1
|
|
MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01 0xb0b1
|
|
MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02 0xb0b1
|
|
MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03 0xb0b1
|
|
MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04 0xb0b1
|
|
MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05 0xb0b1
|
|
MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06 0xb0b1
|
|
MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07 0xb0b1
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart3: uart3grp {
|
|
fsl,pins = <
|
|
MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x1b0b1
|
|
MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x1b099
|
|
MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS 0x1b0b1
|
|
MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS 0x1b099
|
|
MX6UL_PAD_GPIO1_IO01__GPIO1_IO01 0x79 /* BT_REG_ON */
|
|
MX6UL_PAD_SD1_CLK__GPIO2_IO17 0x100b1 /* BT_DEV_WAKE out */
|
|
MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13 0x1b0b0 /* BT_HOST_WAKE in */
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart4: uart4grp {
|
|
fsl,pins = <
|
|
MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x1b0b1
|
|
MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x1b0b1
|
|
>;
|
|
};
|
|
|
|
pinctrl_wlan: wlangrp {
|
|
fsl,pins = <
|
|
MX6UL_PAD_CSI_HSYNC__USDHC2_CMD 0x17059
|
|
MX6UL_PAD_CSI_VSYNC__USDHC2_CLK 0x10059
|
|
MX6UL_PAD_CSI_DATA00__USDHC2_DATA0 0x17059
|
|
MX6UL_PAD_CSI_DATA01__USDHC2_DATA1 0x17059
|
|
MX6UL_PAD_CSI_DATA02__USDHC2_DATA2 0x17059
|
|
MX6UL_PAD_CSI_DATA03__USDHC2_DATA3 0x17059
|
|
MX6UL_PAD_SD1_DATA3__GPIO2_IO21 0x79 /* WL_REG_ON */
|
|
MX6UL_PAD_UART2_CTS_B__GPIO1_IO22 0x100b1 /* WL_DEV_WAKE - WiFi_GPIO_4 - WiFi FW UART */
|
|
MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x1b0b1 /* WL_HOST_WAKE - WIFI_GPIO_0 - OOB IRQ */
|
|
MX6UL_PAD_ENET1_RX_EN__OSC32K_32K_OUT 0x4001b031 /* OSC 32Khz wifi clk in */
|
|
>;
|
|
};
|
|
};
|