linux/arch/mips/netlogic/common
Yonghong Song ed8dfc46e0 MIPS: Netlogic: L1D cacheflush before thread enable on XLPII
On XLPII CPUs, the L1D cache has to be flushed with regular cache
operations before enabling threads in a core.

Signed-off-by: Jayachandran C <jchandra@broadcom.com>
Signed-off-by: John Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/6276/
2014-01-24 22:39:47 +01:00
..
earlycons.c MIPS: Netlogic: early console fix 2012-07-24 18:24:44 +02:00
irq.c
Makefile
nlm-dma.c
reset.S MIPS: Netlogic: L1D cacheflush before thread enable on XLPII 2014-01-24 22:39:47 +01:00
smp.c MIPS: Panic messages should not end in \n. 2013-10-29 21:24:19 +01:00
smpboot.S MIPS: Netlogic: Some cleanups for assembly code 2014-01-24 22:39:47 +01:00
time.c