mirror of
				git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
				synced 2025-10-31 16:54:21 +00:00 
			
		
		
		
	 8e8e69d67e
			
		
	
	
		8e8e69d67e
		
	
	
	
	
		
			
			Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation version 2 of the license this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 100 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.918357685@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
		
			
				
	
	
		
			134 lines
		
	
	
	
		
			3.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			134 lines
		
	
	
	
		
			3.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| // SPDX-License-Identifier: GPL-2.0-only
 | |
| /*
 | |
|  * Copyright (c) 2015, National Instruments Corp.
 | |
|  *
 | |
|  * Xilinx Zynq Reset controller driver
 | |
|  *
 | |
|  * Author: Moritz Fischer <moritz.fischer@ettus.com>
 | |
|  */
 | |
| 
 | |
| #include <linux/err.h>
 | |
| #include <linux/io.h>
 | |
| #include <linux/init.h>
 | |
| #include <linux/mfd/syscon.h>
 | |
| #include <linux/of.h>
 | |
| #include <linux/platform_device.h>
 | |
| #include <linux/reset-controller.h>
 | |
| #include <linux/regmap.h>
 | |
| #include <linux/types.h>
 | |
| 
 | |
| struct zynq_reset_data {
 | |
| 	struct regmap *slcr;
 | |
| 	struct reset_controller_dev rcdev;
 | |
| 	u32 offset;
 | |
| };
 | |
| 
 | |
| #define to_zynq_reset_data(p)		\
 | |
| 	container_of((p), struct zynq_reset_data, rcdev)
 | |
| 
 | |
| static int zynq_reset_assert(struct reset_controller_dev *rcdev,
 | |
| 			     unsigned long id)
 | |
| {
 | |
| 	struct zynq_reset_data *priv = to_zynq_reset_data(rcdev);
 | |
| 
 | |
| 	int bank = id / BITS_PER_LONG;
 | |
| 	int offset = id % BITS_PER_LONG;
 | |
| 
 | |
| 	pr_debug("%s: %s reset bank %u offset %u\n", KBUILD_MODNAME, __func__,
 | |
| 		 bank, offset);
 | |
| 
 | |
| 	return regmap_update_bits(priv->slcr,
 | |
| 				  priv->offset + (bank * 4),
 | |
| 				  BIT(offset),
 | |
| 				  BIT(offset));
 | |
| }
 | |
| 
 | |
| static int zynq_reset_deassert(struct reset_controller_dev *rcdev,
 | |
| 			       unsigned long id)
 | |
| {
 | |
| 	struct zynq_reset_data *priv = to_zynq_reset_data(rcdev);
 | |
| 
 | |
| 	int bank = id / BITS_PER_LONG;
 | |
| 	int offset = id % BITS_PER_LONG;
 | |
| 
 | |
| 	pr_debug("%s: %s reset bank %u offset %u\n", KBUILD_MODNAME, __func__,
 | |
| 		 bank, offset);
 | |
| 
 | |
| 	return regmap_update_bits(priv->slcr,
 | |
| 				  priv->offset + (bank * 4),
 | |
| 				  BIT(offset),
 | |
| 				  ~BIT(offset));
 | |
| }
 | |
| 
 | |
| static int zynq_reset_status(struct reset_controller_dev *rcdev,
 | |
| 			     unsigned long id)
 | |
| {
 | |
| 	struct zynq_reset_data *priv = to_zynq_reset_data(rcdev);
 | |
| 
 | |
| 	int bank = id / BITS_PER_LONG;
 | |
| 	int offset = id % BITS_PER_LONG;
 | |
| 	int ret;
 | |
| 	u32 reg;
 | |
| 
 | |
| 	pr_debug("%s: %s reset bank %u offset %u\n", KBUILD_MODNAME, __func__,
 | |
| 		 bank, offset);
 | |
| 
 | |
| 	ret = regmap_read(priv->slcr, priv->offset + (bank * 4), ®);
 | |
| 	if (ret)
 | |
| 		return ret;
 | |
| 
 | |
| 	return !!(reg & BIT(offset));
 | |
| }
 | |
| 
 | |
| static const struct reset_control_ops zynq_reset_ops = {
 | |
| 	.assert		= zynq_reset_assert,
 | |
| 	.deassert	= zynq_reset_deassert,
 | |
| 	.status		= zynq_reset_status,
 | |
| };
 | |
| 
 | |
| static int zynq_reset_probe(struct platform_device *pdev)
 | |
| {
 | |
| 	struct resource *res;
 | |
| 	struct zynq_reset_data *priv;
 | |
| 
 | |
| 	priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
 | |
| 	if (!priv)
 | |
| 		return -ENOMEM;
 | |
| 	platform_set_drvdata(pdev, priv);
 | |
| 
 | |
| 	priv->slcr = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
 | |
| 						     "syscon");
 | |
| 	if (IS_ERR(priv->slcr)) {
 | |
| 		dev_err(&pdev->dev, "unable to get zynq-slcr regmap");
 | |
| 		return PTR_ERR(priv->slcr);
 | |
| 	}
 | |
| 
 | |
| 	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
 | |
| 	if (!res) {
 | |
| 		dev_err(&pdev->dev, "missing IO resource\n");
 | |
| 		return -ENODEV;
 | |
| 	}
 | |
| 
 | |
| 	priv->offset = res->start;
 | |
| 
 | |
| 	priv->rcdev.owner = THIS_MODULE;
 | |
| 	priv->rcdev.nr_resets = resource_size(res) / 4 * BITS_PER_LONG;
 | |
| 	priv->rcdev.ops = &zynq_reset_ops;
 | |
| 	priv->rcdev.of_node = pdev->dev.of_node;
 | |
| 
 | |
| 	return devm_reset_controller_register(&pdev->dev, &priv->rcdev);
 | |
| }
 | |
| 
 | |
| static const struct of_device_id zynq_reset_dt_ids[] = {
 | |
| 	{ .compatible = "xlnx,zynq-reset", },
 | |
| 	{ /* sentinel */ },
 | |
| };
 | |
| 
 | |
| static struct platform_driver zynq_reset_driver = {
 | |
| 	.probe	= zynq_reset_probe,
 | |
| 	.driver = {
 | |
| 		.name		= KBUILD_MODNAME,
 | |
| 		.of_match_table	= zynq_reset_dt_ids,
 | |
| 	},
 | |
| };
 | |
| builtin_platform_driver(zynq_reset_driver);
 |