| .. |
|
asic_reg
|
drm/amdgpu: update athub interrupt harvesting handle
|
2020-09-22 17:37:38 -04:00 |
|
ivsrcid
|
drm/amdgpu: add sdma2 and sdma3 irqsrc header files for sienna_cichlid (v2)
|
2020-06-03 13:52:03 -04:00 |
|
amd_acpi.h
|
drm/amd: Query and use ACPI backlight caps
|
2018-11-26 15:54:39 -05:00 |
|
amd_pcie.h
|
drm/amdgpu: update amd_pcie.h to include gen4 speeds
|
2018-07-05 16:39:59 -05:00 |
|
amd_pcie_helpers.h
|
gpu: drm: amd/radeon: Convert printk(KERN_<LEVEL> to pr_<level>
|
2017-03-29 23:53:24 -04:00 |
|
amd_shared.h
|
drm/amdgpu: add Green_Sardine APU flag
|
2020-11-04 08:30:48 -05:00 |
|
arct_ip_offset.h
|
drm/amd/include: adjust base offset of SMUIO and THM for Arcturus
|
2019-07-30 23:48:34 -05:00 |
|
atom-bits.h
|
|
|
|
atom-names.h
|
|
|
|
atom-types.h
|
|
|
|
atombios.h
|
|
|
|
atomfirmware.h
|
drm/amd/display: Read VBIOS Golden Settings Tbl
|
2020-08-06 16:47:13 -04:00 |
|
atomfirmwareid.h
|
|
|
|
cgs_common.h
|
drm/amdgpu: retire indirect mmio reg support from cgs
|
2020-04-09 10:43:18 -04:00 |
|
cik_structs.h
|
|
|
|
discovery.h
|
drm/amdgpu/discovery: reserve discovery data at the top of VRAM
|
2019-10-15 15:48:46 -04:00 |
|
displayobject.h
|
|
|
|
dm_pp_interface.h
|
|
|
|
kgd_kfd_interface.h
|
drm next for 5.10-rc1
|
2020-10-15 10:46:16 -07:00 |
|
kgd_pp_interface.h
|
drm/amd/powerplay: add one sysfs file to support the feature to modify gfx clock on Raven/Raven2/Picasso APU.
|
2020-09-29 16:12:16 -04:00 |
|
navi10_enum.h
|
|
|
|
navi10_ip_offset.h
|
drm/amdgpu: add navi10 ip offset header
|
2019-06-20 15:54:53 -05:00 |
|
navi12_ip_offset.h
|
drm/amdgpu: Fix a typo in the include header guard of 'navi12_ip_offset.h'
|
2019-08-21 22:16:55 -05:00 |
|
navi14_ip_offset.h
|
drm/amdgpu/soc15: initialize reg base for navi14 (v2)
|
2019-07-18 14:17:58 -05:00 |
|
pptable.h
|
drm/amdgpu: add raven related define in pptable.h.
|
2017-05-24 17:41:50 -04:00 |
|
renoir_ip_offset.h
|
drm/amd/display: Add DCN_BASE regs
|
2019-10-17 16:27:27 -04:00 |
|
sienna_cichlid_ip_offset.h
|
drm/amdgpu: initialize IP offset for sienna_cichlid (v2)
|
2020-06-03 13:52:00 -04:00 |
|
soc15_hw_ip.h
|
|
|
|
soc15_ih_clientid.h
|
drm/amdgpu: correct SDMA3 IH clinet id for sienna_cichlid
|
2020-06-03 13:52:04 -04:00 |
|
v9_structs.h
|
drm/amdkfd: Extend CU mask to 8 SEs (v3)
|
2019-08-02 10:19:11 -05:00 |
|
v10_structs.h
|
drm/amdgpu: add v10 structs header (v2)
|
2019-06-20 21:16:37 -05:00 |
|
vega10_enum.h
|
drm/amdgpu: Support new arcturus mtype
|
2019-09-13 17:35:48 -05:00 |
|
vega10_ip_offset.h
|
drm/amdgpu: remove trailing whitespace from soc15ip.h
|
2018-03-14 16:01:18 -05:00 |
|
vega20_ip_offset.h
|
drm/amd/include/vg20: adjust VCE_BASE to reuse vce 4.0 header files
|
2018-05-17 10:13:09 -05:00 |
|
vi_structs.h
|
|
|
7be89985c4