Kenneth Feng 597292eb73 drm/amd/powerplay: enable fw ctf,apcc dfll and gfx ss ... enable fw ctf, apcc dfll and gfx ss on navi10. fw ctf: when the fw ctf is triggered, the gfx and soc power domain are shut down. fan speed is boosted to the maximum. gfx ss: hardware feature, sanity check has been done. apcc dfll: can check the scoreboard in smu fw to confirm if it's enabled. no need to do further check since the gfx hardware control the frequency once a pcc signal comes. Signed-off-by: Kenneth Feng <kenneth.feng@amd.com> Reviewed-by: Evan Quan <evan.quan@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-07-16 14:49:57 -05:00
..
acp	treewide: Add SPDX license identifier - Makefile/Kconfig	2019-05-21 10:50:46 +02:00
amdgpu	drm/amdgpu: check kdb_bin_size to exclude kdb loading sequence	2019-07-16 14:49:57 -05:00
amdkfd	drm/amdkfd: Consistently apply noretry setting	2019-07-16 13:02:55 -05:00
display	drm/amd/display: return 'NULL' instead of 'false' from dcn20_acquire_idle_pipe_for_layer	2019-07-16 13:02:51 -05:00
include	drm/amd/powerplay: increase the SMU msg response waiting time	2019-07-11 14:37:23 -05:00
powerplay	drm/amd/powerplay: enable fw ctf,apcc dfll and gfx ss	2019-07-16 14:49:57 -05:00