mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
43ac0b824f
CPT includes microcoded GigaCypher symmetric engines(SEs), IPsec symmetric engines(IEs), and asymmetric engines (AEs). Each engine receives CPT instructions from the engine groups it has subscribed to. This patch loads microcode, configures three engine groups(one for SEs, one for IEs and one for AEs), and configures all engines. Signed-off-by: Suheil Chandran <schandran@marvell.com> Signed-off-by: Lukasz Bartosik <lbartosik@marvell.com> Signed-off-by: Srujana Challa <schalla@marvell.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
55 lines
1.5 KiB
C
55 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only
|
|
* Copyright (C) 2020 Marvell.
|
|
*/
|
|
|
|
#ifndef __OTX2_CPTPF_H
|
|
#define __OTX2_CPTPF_H
|
|
|
|
#include "otx2_cpt_common.h"
|
|
#include "otx2_cptpf_ucode.h"
|
|
|
|
struct otx2_cptpf_dev;
|
|
struct otx2_cptvf_info {
|
|
struct otx2_cptpf_dev *cptpf; /* PF pointer this VF belongs to */
|
|
struct work_struct vfpf_mbox_work;
|
|
struct pci_dev *vf_dev;
|
|
int vf_id;
|
|
int intr_idx;
|
|
};
|
|
|
|
struct cptpf_flr_work {
|
|
struct work_struct work;
|
|
struct otx2_cptpf_dev *pf;
|
|
};
|
|
|
|
struct otx2_cptpf_dev {
|
|
void __iomem *reg_base; /* CPT PF registers start address */
|
|
void __iomem *afpf_mbox_base; /* PF-AF mbox start address */
|
|
void __iomem *vfpf_mbox_base; /* VF-PF mbox start address */
|
|
struct pci_dev *pdev; /* PCI device handle */
|
|
struct otx2_cptvf_info vf[OTX2_CPT_MAX_VFS_NUM];
|
|
struct otx2_cpt_eng_grps eng_grps;/* Engine groups information */
|
|
|
|
/* AF <=> PF mbox */
|
|
struct otx2_mbox afpf_mbox;
|
|
struct work_struct afpf_mbox_work;
|
|
struct workqueue_struct *afpf_mbox_wq;
|
|
|
|
/* VF <=> PF mbox */
|
|
struct otx2_mbox vfpf_mbox;
|
|
struct workqueue_struct *vfpf_mbox_wq;
|
|
|
|
struct workqueue_struct *flr_wq;
|
|
struct cptpf_flr_work *flr_work;
|
|
|
|
u8 pf_id; /* RVU PF number */
|
|
u8 max_vfs; /* Maximum number of VFs supported by CPT */
|
|
u8 enabled_vfs; /* Number of enabled VFs */
|
|
};
|
|
|
|
irqreturn_t otx2_cptpf_afpf_mbox_intr(int irq, void *arg);
|
|
void otx2_cptpf_afpf_mbox_handler(struct work_struct *work);
|
|
irqreturn_t otx2_cptpf_vfpf_mbox_intr(int irq, void *arg);
|
|
void otx2_cptpf_vfpf_mbox_handler(struct work_struct *work);
|
|
|
|
#endif /* __OTX2_CPTPF_H */
|