mirror of
				git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
				synced 2025-11-01 09:13:37 +00:00 
			
		
		
		
	SMB347 is a battery charger controller which is found on the Nexus 7 device. Signed-off-by: David Heidelberg <david@ixit.cz> Signed-off-by: Dmitry Osipenko <digetx@gmail.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
		
			
				
	
	
		
			1280 lines
		
	
	
	
		
			32 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			1280 lines
		
	
	
	
		
			32 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
// SPDX-License-Identifier: GPL-2.0
 | 
						|
 | 
						|
#include <dt-bindings/input/gpio-keys.h>
 | 
						|
#include <dt-bindings/input/input.h>
 | 
						|
#include <dt-bindings/power/summit,smb347-charger.h>
 | 
						|
#include <dt-bindings/thermal/thermal.h>
 | 
						|
 | 
						|
#include "tegra30.dtsi"
 | 
						|
#include "tegra30-cpu-opp.dtsi"
 | 
						|
#include "tegra30-cpu-opp-microvolt.dtsi"
 | 
						|
 | 
						|
/ {
 | 
						|
	aliases {
 | 
						|
		mmc0 = &sdmmc4; /* eMMC */
 | 
						|
		mmc1 = &sdmmc3; /* WiFi */
 | 
						|
 | 
						|
		rtc0 = &pmic;
 | 
						|
		rtc1 = "/rtc@7000e000";
 | 
						|
 | 
						|
		serial1 = &uartc; /* Bluetooth */
 | 
						|
		serial2 = &uartb; /* GPS */
 | 
						|
	};
 | 
						|
 | 
						|
	/*
 | 
						|
	 * The decompressor and also some bootloaders rely on a
 | 
						|
	 * pre-existing /chosen node to be available to insert the
 | 
						|
	 * command line and merge other ATAGS info.
 | 
						|
	 */
 | 
						|
	chosen {};
 | 
						|
 | 
						|
	memory@80000000 {
 | 
						|
		reg = <0x80000000 0x40000000>;
 | 
						|
	};
 | 
						|
 | 
						|
	reserved-memory {
 | 
						|
		#address-cells = <1>;
 | 
						|
		#size-cells = <1>;
 | 
						|
		ranges;
 | 
						|
 | 
						|
		linux,cma@80000000 {
 | 
						|
			compatible = "shared-dma-pool";
 | 
						|
			alloc-ranges = <0x80000000 0x30000000>;
 | 
						|
			size = <0x10000000>; /* 256MiB */
 | 
						|
			linux,cma-default;
 | 
						|
			reusable;
 | 
						|
		};
 | 
						|
 | 
						|
		ramoops@bfdf0000 {
 | 
						|
			compatible = "ramoops";
 | 
						|
			reg = <0xbfdf0000 0x10000>;	/* 64kB */
 | 
						|
			console-size = <0x8000>;	/* 32kB */
 | 
						|
			record-size = <0x400>;		/*  1kB */
 | 
						|
			ecc-size = <16>;
 | 
						|
		};
 | 
						|
 | 
						|
		trustzone@bfe00000 {
 | 
						|
			reg = <0xbfe00000 0x200000>;
 | 
						|
			no-map;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	host1x@50000000 {
 | 
						|
		dc@54200000 {
 | 
						|
			rgb {
 | 
						|
				status = "okay";
 | 
						|
 | 
						|
				port@0 {
 | 
						|
					lcd_output: endpoint {
 | 
						|
						remote-endpoint = <&lvds_encoder_input>;
 | 
						|
						bus-width = <24>;
 | 
						|
					};
 | 
						|
				};
 | 
						|
			};
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	gpio@6000d000 {
 | 
						|
		init-mode {
 | 
						|
			gpio-hog;
 | 
						|
			gpios =	<TEGRA_GPIO(DD, 7) GPIO_ACTIVE_HIGH>,
 | 
						|
				<TEGRA_GPIO(CC, 6) GPIO_ACTIVE_HIGH>,
 | 
						|
				<TEGRA_GPIO(R, 0) GPIO_ACTIVE_HIGH>;
 | 
						|
			output-low;
 | 
						|
		};
 | 
						|
 | 
						|
		init-low-power-mode {
 | 
						|
			gpio-hog;
 | 
						|
			gpios = <TEGRA_GPIO(I, 6) GPIO_ACTIVE_HIGH>;
 | 
						|
			input;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	pinmux@70000868 {
 | 
						|
		pinctrl-names = "default";
 | 
						|
		pinctrl-0 = <&state_default>;
 | 
						|
 | 
						|
		state_default: pinmux {
 | 
						|
			clk_32k_out_pa0 {
 | 
						|
				nvidia,pins = "clk_32k_out_pa0";
 | 
						|
				nvidia,function = "blink";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			uart3_cts_n_pa1 {
 | 
						|
				nvidia,pins = "uart3_cts_n_pa1",
 | 
						|
						"uart3_rxd_pw7";
 | 
						|
				nvidia,function = "uartc";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			dap2_fs_pa2 {
 | 
						|
				nvidia,pins = "dap2_fs_pa2",
 | 
						|
						"dap2_sclk_pa3",
 | 
						|
						"dap2_din_pa4",
 | 
						|
						"dap2_dout_pa5";
 | 
						|
				nvidia,function = "i2s1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sdmmc3_clk_pa6 {
 | 
						|
				nvidia,pins = "sdmmc3_clk_pa6";
 | 
						|
				nvidia,function = "sdmmc3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sdmmc3_cmd_pa7 {
 | 
						|
				nvidia,pins = "sdmmc3_cmd_pa7",
 | 
						|
						"sdmmc3_dat3_pb4",
 | 
						|
						"sdmmc3_dat2_pb5",
 | 
						|
						"sdmmc3_dat1_pb6",
 | 
						|
						"sdmmc3_dat0_pb7",
 | 
						|
						"sdmmc3_dat4_pd1",
 | 
						|
						"sdmmc3_dat6_pd3",
 | 
						|
						"sdmmc3_dat7_pd4";
 | 
						|
				nvidia,function = "sdmmc3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			gmi_a17_pb0 {
 | 
						|
				nvidia,pins = "gmi_a17_pb0",
 | 
						|
						"gmi_a18_pb1";
 | 
						|
				nvidia,function = "uartd";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			lcd_pwr0_pb2 {
 | 
						|
				nvidia,pins = "lcd_pwr0_pb2",
 | 
						|
						"lcd_pwr1_pc1",
 | 
						|
						"lcd_m1_pw1";
 | 
						|
				nvidia,function = "displaya";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			lcd_pclk_pb3 {
 | 
						|
				nvidia,pins = "lcd_pclk_pb3",
 | 
						|
						"lcd_d0_pe0",
 | 
						|
						"lcd_d1_pe1",
 | 
						|
						"lcd_d2_pe2",
 | 
						|
						"lcd_d3_pe3",
 | 
						|
						"lcd_d4_pe4",
 | 
						|
						"lcd_d5_pe5",
 | 
						|
						"lcd_d6_pe6",
 | 
						|
						"lcd_d7_pe7",
 | 
						|
						"lcd_d8_pf0",
 | 
						|
						"lcd_d9_pf1",
 | 
						|
						"lcd_d10_pf2",
 | 
						|
						"lcd_d11_pf3",
 | 
						|
						"lcd_d12_pf4",
 | 
						|
						"lcd_d13_pf5",
 | 
						|
						"lcd_d14_pf6",
 | 
						|
						"lcd_d15_pf7",
 | 
						|
						"lcd_de_pj1",
 | 
						|
						"lcd_hsync_pj3",
 | 
						|
						"lcd_vsync_pj4",
 | 
						|
						"lcd_d16_pm0",
 | 
						|
						"lcd_d17_pm1",
 | 
						|
						"lcd_d18_pm2",
 | 
						|
						"lcd_d19_pm3",
 | 
						|
						"lcd_d20_pm4",
 | 
						|
						"lcd_d21_pm5",
 | 
						|
						"lcd_d22_pm6",
 | 
						|
						"lcd_d23_pm7",
 | 
						|
						"lcd_cs0_n_pn4",
 | 
						|
						"lcd_sdout_pn5",
 | 
						|
						"lcd_dc0_pn6",
 | 
						|
						"lcd_cs1_n_pw0",
 | 
						|
						"lcd_sdin_pz2",
 | 
						|
						"lcd_sck_pz4";
 | 
						|
				nvidia,function = "displaya";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			uart3_rts_n_pc0 {
 | 
						|
				nvidia,pins = "uart3_rts_n_pc0",
 | 
						|
						"uart3_txd_pw6";
 | 
						|
				nvidia,function = "uartc";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			uart2_txd_pc2 {
 | 
						|
				nvidia,pins = "uart2_txd_pc2",
 | 
						|
						"uart2_rts_n_pj6";
 | 
						|
				nvidia,function = "uartb";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			uart2_rxd_pc3 {
 | 
						|
				nvidia,pins = "uart2_rxd_pc3",
 | 
						|
						"uart2_cts_n_pj5";
 | 
						|
				nvidia,function = "uartb";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			gen1_i2c_scl_pc4 {
 | 
						|
				nvidia,pins = "gen1_i2c_scl_pc4",
 | 
						|
						"gen1_i2c_sda_pc5";
 | 
						|
				nvidia,function = "i2c1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,open-drain = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			gmi_wp_n_pc7 {
 | 
						|
				nvidia,pins = "gmi_wp_n_pc7",
 | 
						|
						"gmi_wait_pi7",
 | 
						|
						"gmi_cs4_n_pk2",
 | 
						|
						"gmi_cs3_n_pk4";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad12_ph4 {
 | 
						|
				nvidia,pins = "gmi_ad12_ph4",
 | 
						|
						"gmi_cs0_n_pj0",
 | 
						|
						"gmi_cs1_n_pj2",
 | 
						|
						"gmi_cs2_n_pk3";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sdmmc3_dat5_pd0 {
 | 
						|
				nvidia,pins = "sdmmc3_dat5_pd0";
 | 
						|
				nvidia,function = "sdmmc3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad0_pg0 {
 | 
						|
				nvidia,pins = "gmi_ad0_pg0",
 | 
						|
						"gmi_ad1_pg1",
 | 
						|
						"gmi_ad14_ph6",
 | 
						|
						"pu1";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad2_pg2 {
 | 
						|
				nvidia,pins = "gmi_ad2_pg2",
 | 
						|
						"gmi_ad3_pg3",
 | 
						|
						"gmi_ad6_pg6",
 | 
						|
						"gmi_ad7_pg7";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad4_pg4 {
 | 
						|
				nvidia,pins = "gmi_ad4_pg4",
 | 
						|
						"gmi_ad5_pg5";
 | 
						|
				nvidia,function = "nand";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad8_ph0 {
 | 
						|
				nvidia,pins = "gmi_ad8_ph0";
 | 
						|
				nvidia,function = "pwm0";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad9_ph1 {
 | 
						|
				nvidia,pins = "gmi_ad9_ph1";
 | 
						|
				nvidia,function = "rsvd4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad10_ph2 {
 | 
						|
				nvidia,pins = "gmi_ad10_ph2";
 | 
						|
				nvidia,function = "pwm2";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad11_ph3 {
 | 
						|
				nvidia,pins = "gmi_ad11_ph3";
 | 
						|
				nvidia,function = "pwm3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad13_ph5 {
 | 
						|
				nvidia,pins = "gmi_ad13_ph5",
 | 
						|
						"gmi_wr_n_pi0",
 | 
						|
						"gmi_oe_n_pi1",
 | 
						|
						"gmi_adv_n_pk0";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_ad15_ph7 {
 | 
						|
				nvidia,pins = "gmi_ad15_ph7";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_dqs_pi2 {
 | 
						|
				nvidia,pins = "gmi_dqs_pi2",
 | 
						|
						"pu2",
 | 
						|
						"pv1";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			gmi_rst_n_pi4 {
 | 
						|
				nvidia,pins = "gmi_rst_n_pi4";
 | 
						|
				nvidia,function = "nand";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_iordy_pi5 {
 | 
						|
				nvidia,pins = "gmi_iordy_pi5";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			gmi_cs7_n_pi6 {
 | 
						|
				nvidia,pins = "gmi_cs7_n_pi6",
 | 
						|
						"gmi_clk_pk1";
 | 
						|
				nvidia,function = "nand";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			gmi_a16_pj7 {
 | 
						|
				nvidia,pins = "gmi_a16_pj7",
 | 
						|
						"gmi_a19_pk7";
 | 
						|
				nvidia,function = "uartd";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			spdif_out_pk5 {
 | 
						|
				nvidia,pins = "spdif_out_pk5";
 | 
						|
				nvidia,function = "spdif";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			spdif_in_pk6 {
 | 
						|
				nvidia,pins = "spdif_in_pk6";
 | 
						|
				nvidia,function = "spdif";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			dap1_fs_pn0 {
 | 
						|
				nvidia,pins = "dap1_fs_pn0",
 | 
						|
						"dap1_din_pn1",
 | 
						|
						"dap1_dout_pn2",
 | 
						|
						"dap1_sclk_pn3";
 | 
						|
				nvidia,function = "i2s0";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			hdmi_int_pn7 {
 | 
						|
				nvidia,pins = "hdmi_int_pn7";
 | 
						|
				nvidia,function = "hdmi";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			ulpi_data7_po0 {
 | 
						|
				nvidia,pins = "ulpi_data7_po0";
 | 
						|
				nvidia,function = "uarta";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			ulpi_data3_po4 {
 | 
						|
				nvidia,pins = "ulpi_data3_po4";
 | 
						|
				nvidia,function = "ulpi";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			dap3_fs_pp0 {
 | 
						|
				nvidia,pins = "dap3_fs_pp0";
 | 
						|
				nvidia,function = "i2s2";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			dap4_fs_pp4 {
 | 
						|
				nvidia,pins = "dap4_fs_pp4",
 | 
						|
						"dap4_din_pp5",
 | 
						|
						"dap4_dout_pp6",
 | 
						|
						"dap4_sclk_pp7";
 | 
						|
				nvidia,function = "i2s3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			kb_col0_pq0 {
 | 
						|
				nvidia,pins = "kb_col0_pq0",
 | 
						|
						"kb_col1_pq1",
 | 
						|
						"kb_row1_pr1";
 | 
						|
				nvidia,function = "kbc";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			kb_col2_pq2 {
 | 
						|
				nvidia,pins = "kb_col2_pq2",
 | 
						|
						"kb_col3_pq3";
 | 
						|
				nvidia,function = "rsvd4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			kb_col4_pq4 {
 | 
						|
				nvidia,pins = "kb_col4_pq4",
 | 
						|
						"kb_col5_pq5",
 | 
						|
						"kb_col7_pq7",
 | 
						|
						"kb_row2_pr2",
 | 
						|
						"kb_row4_pr4",
 | 
						|
						"kb_row5_pr5",
 | 
						|
						"kb_row14_ps6";
 | 
						|
				nvidia,function = "kbc";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			kb_row0_pr0 {
 | 
						|
				nvidia,pins = "kb_row0_pr0";
 | 
						|
				nvidia,function = "rsvd4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			kb_row6_pr6 {
 | 
						|
				nvidia,pins = "kb_row6_pr6",
 | 
						|
						"kb_row8_ps0",
 | 
						|
						"kb_row9_ps1",
 | 
						|
						"kb_row10_ps2";
 | 
						|
				nvidia,function = "kbc";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			kb_row11_ps3 {
 | 
						|
				nvidia,pins = "kb_row11_ps3",
 | 
						|
						"kb_row12_ps4";
 | 
						|
				nvidia,function = "kbc";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			gen2_i2c_scl_pt5 {
 | 
						|
				nvidia,pins = "gen2_i2c_scl_pt5",
 | 
						|
						"gen2_i2c_sda_pt6";
 | 
						|
				nvidia,function = "i2c2";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,open-drain = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sdmmc4_cmd_pt7 {
 | 
						|
				nvidia,pins = "sdmmc4_cmd_pt7",
 | 
						|
						"sdmmc4_dat0_paa0",
 | 
						|
						"sdmmc4_dat1_paa1",
 | 
						|
						"sdmmc4_dat2_paa2",
 | 
						|
						"sdmmc4_dat3_paa3",
 | 
						|
						"sdmmc4_dat4_paa4",
 | 
						|
						"sdmmc4_dat5_paa5",
 | 
						|
						"sdmmc4_dat6_paa6",
 | 
						|
						"sdmmc4_dat7_paa7";
 | 
						|
				nvidia,function = "sdmmc4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pu0 {
 | 
						|
				nvidia,pins = "pu0",
 | 
						|
						"pu6";
 | 
						|
				nvidia,function = "rsvd4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			jtag_rtck_pu7 {
 | 
						|
				nvidia,pins = "jtag_rtck_pu7";
 | 
						|
				nvidia,function = "rtck";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pv0 {
 | 
						|
				nvidia,pins = "pv0";
 | 
						|
				nvidia,function = "rsvd1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			ddc_scl_pv4 {
 | 
						|
				nvidia,pins = "ddc_scl_pv4",
 | 
						|
						"ddc_sda_pv5";
 | 
						|
				nvidia,function = "i2c4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			crt_hsync_pv6 {
 | 
						|
				nvidia,pins = "crt_hsync_pv6",
 | 
						|
						"crt_vsync_pv7";
 | 
						|
				nvidia,function = "crt";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			spi2_cs1_n_pw2 {
 | 
						|
				nvidia,pins = "spi2_cs1_n_pw2",
 | 
						|
						"spi2_miso_px1",
 | 
						|
						"spi2_sck_px2";
 | 
						|
				nvidia,function = "spi2";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			clk1_out_pw4 {
 | 
						|
				nvidia,pins = "clk1_out_pw4";
 | 
						|
				nvidia,function = "extperiph1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			clk2_out_pw5 {
 | 
						|
				nvidia,pins = "clk2_out_pw5";
 | 
						|
				nvidia,function = "extperiph2";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			spi2_cs0_n_px3 {
 | 
						|
				nvidia,pins = "spi2_cs0_n_px3";
 | 
						|
				nvidia,function = "spi6";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			spi1_mosi_px4 {
 | 
						|
				nvidia,pins = "spi1_mosi_px4",
 | 
						|
						"spi1_cs0_n_px6";
 | 
						|
				nvidia,function = "spi1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			ulpi_clk_py0 {
 | 
						|
				nvidia,pins = "ulpi_clk_py0",
 | 
						|
						"ulpi_dir_py1";
 | 
						|
				nvidia,function = "ulpi";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			sdmmc1_dat3_py4 {
 | 
						|
				nvidia,pins = "sdmmc1_dat3_py4",
 | 
						|
						"sdmmc1_dat2_py5",
 | 
						|
						"sdmmc1_dat1_py6",
 | 
						|
						"sdmmc1_dat0_py7",
 | 
						|
						"sdmmc1_cmd_pz1";
 | 
						|
				nvidia,function = "sdmmc1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sdmmc1_clk_pz0 {
 | 
						|
				nvidia,pins = "sdmmc1_clk_pz0";
 | 
						|
				nvidia,function = "sdmmc1";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			lcd_wr_n_pz3 {
 | 
						|
				nvidia,pins = "lcd_wr_n_pz3";
 | 
						|
				nvidia,function = "displaya";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sys_clk_req_pz5 {
 | 
						|
				nvidia,pins = "sys_clk_req_pz5";
 | 
						|
				nvidia,function = "sysclk";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			pwr_i2c_scl_pz6 {
 | 
						|
				nvidia,pins = "pwr_i2c_scl_pz6",
 | 
						|
						"pwr_i2c_sda_pz7";
 | 
						|
				nvidia,function = "i2cpwr";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,open-drain = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pbb0 {
 | 
						|
				nvidia,pins = "pbb0",
 | 
						|
						"pcc1";
 | 
						|
				nvidia,function = "rsvd2";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			cam_i2c_scl_pbb1 {
 | 
						|
				nvidia,pins = "cam_i2c_scl_pbb1",
 | 
						|
						"cam_i2c_sda_pbb2";
 | 
						|
				nvidia,function = "i2c3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,open-drain = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pbb3 {
 | 
						|
				nvidia,pins = "pbb3";
 | 
						|
				nvidia,function = "vgp3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pbb4 {
 | 
						|
				nvidia,pins = "pbb4";
 | 
						|
				nvidia,function = "vgp4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pbb5 {
 | 
						|
				nvidia,pins = "pbb5";
 | 
						|
				nvidia,function = "vgp5";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pbb6 {
 | 
						|
				nvidia,pins = "pbb6";
 | 
						|
				nvidia,function = "vgp6";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pbb7 {
 | 
						|
				nvidia,pins = "pbb7",
 | 
						|
						"pcc2";
 | 
						|
				nvidia,function = "i2s4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			cam_mclk_pcc0 {
 | 
						|
				nvidia,pins = "cam_mclk_pcc0";
 | 
						|
				nvidia,function = "vi_alt3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sdmmc4_rst_n_pcc3 {
 | 
						|
				nvidia,pins = "sdmmc4_rst_n_pcc3";
 | 
						|
				nvidia,function = "rsvd2";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			sdmmc4_clk_pcc4 {
 | 
						|
				nvidia,pins = "sdmmc4_clk_pcc4";
 | 
						|
				nvidia,function = "sdmmc4";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			clk2_req_pcc5 {
 | 
						|
				nvidia,pins = "clk2_req_pcc5";
 | 
						|
				nvidia,function = "dap";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			pex_l2_rst_n_pcc6 {
 | 
						|
				nvidia,pins = "pex_l2_rst_n_pcc6",
 | 
						|
						"pex_l2_clkreq_n_pcc7";
 | 
						|
				nvidia,function = "pcie";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			pex_wake_n_pdd3 {
 | 
						|
				nvidia,pins = "pex_wake_n_pdd3",
 | 
						|
						"pex_l2_prsnt_n_pdd7";
 | 
						|
				nvidia,function = "pcie";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			clk3_out_pee0 {
 | 
						|
				nvidia,pins = "clk3_out_pee0";
 | 
						|
				nvidia,function = "extperiph3";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			clk1_req_pee2 {
 | 
						|
				nvidia,pins = "clk1_req_pee2";
 | 
						|
				nvidia,function = "dap";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			hdmi_cec_pee3 {
 | 
						|
				nvidia,pins = "hdmi_cec_pee3";
 | 
						|
				nvidia,function = "cec";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,open-drain = <TEGRA_PIN_DISABLE>;
 | 
						|
			};
 | 
						|
			owr {
 | 
						|
				nvidia,pins = "owr";
 | 
						|
				nvidia,function = "owr";
 | 
						|
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 | 
						|
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 | 
						|
			};
 | 
						|
			drive_dap1 {
 | 
						|
				nvidia,pins = "drive_dap1",
 | 
						|
						"drive_dap2",
 | 
						|
						"drive_dbg",
 | 
						|
						"drive_at5",
 | 
						|
						"drive_gme",
 | 
						|
						"drive_ddc",
 | 
						|
						"drive_ao1",
 | 
						|
						"drive_uart3";
 | 
						|
				nvidia,high-speed-mode = <0>;
 | 
						|
				nvidia,schmitt = <TEGRA_PIN_ENABLE>;
 | 
						|
				nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
 | 
						|
				nvidia,pull-down-strength = <31>;
 | 
						|
				nvidia,pull-up-strength = <31>;
 | 
						|
				nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
 | 
						|
				nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
 | 
						|
			};
 | 
						|
			drive_sdio1 {
 | 
						|
				nvidia,pins = "drive_sdio1",
 | 
						|
						"drive_sdio3";
 | 
						|
				nvidia,high-speed-mode = <0>;
 | 
						|
				nvidia,schmitt = <TEGRA_PIN_DISABLE>;
 | 
						|
				nvidia,pull-down-strength = <46>;
 | 
						|
				nvidia,pull-up-strength = <42>;
 | 
						|
				nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FAST>;
 | 
						|
				nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FAST>;
 | 
						|
			};
 | 
						|
			drive_gma {
 | 
						|
				nvidia,pins = "drive_gma",
 | 
						|
						"drive_gmb",
 | 
						|
						"drive_gmc",
 | 
						|
						"drive_gmd";
 | 
						|
				nvidia,pull-down-strength = <9>;
 | 
						|
				nvidia,pull-up-strength = <9>;
 | 
						|
				nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_SLOWEST>;
 | 
						|
				nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_SLOWEST>;
 | 
						|
			};
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	uartb: serial@70006040 {
 | 
						|
		compatible = "nvidia,tegra30-hsuart";
 | 
						|
		/* GPS BCM4751 */
 | 
						|
	};
 | 
						|
 | 
						|
	uartc: serial@70006200 {
 | 
						|
		compatible = "nvidia,tegra30-hsuart";
 | 
						|
		status = "okay";
 | 
						|
 | 
						|
		nvidia,adjust-baud-rates = <0 9600 100>,
 | 
						|
					   <9600 115200 200>,
 | 
						|
					   <1000000 4000000 136>;
 | 
						|
 | 
						|
		/* Azurewave AW-NH665 BCM4330B1 */
 | 
						|
		bluetooth {
 | 
						|
			compatible = "brcm,bcm4330-bt";
 | 
						|
 | 
						|
			max-speed = <4000000>;
 | 
						|
 | 
						|
			clocks = <&tegra_pmc TEGRA_PMC_CLK_BLINK>;
 | 
						|
			clock-names = "txco";
 | 
						|
 | 
						|
			vbat-supply  = <&vdd_3v3_sys>;
 | 
						|
			vddio-supply = <&vdd_1v8>;
 | 
						|
 | 
						|
			device-wakeup-gpios = <&gpio TEGRA_GPIO(U, 1) GPIO_ACTIVE_HIGH>;
 | 
						|
			host-wakeup-gpios =   <&gpio TEGRA_GPIO(U, 6) GPIO_ACTIVE_HIGH>;
 | 
						|
			shutdown-gpios =      <&gpio TEGRA_GPIO(U, 0) GPIO_ACTIVE_HIGH>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	pwm: pwm@7000a000 {
 | 
						|
		status = "okay";
 | 
						|
	};
 | 
						|
 | 
						|
	i2c@7000c400 {
 | 
						|
		clock-frequency = <400000>;
 | 
						|
		status = "okay";
 | 
						|
 | 
						|
		touchscreen@10 {
 | 
						|
			compatible ="elan,ektf3624";
 | 
						|
			reg = <0x10>;
 | 
						|
 | 
						|
			interrupt-parent = <&gpio>;
 | 
						|
			interrupts = <TEGRA_GPIO(H, 4) IRQ_TYPE_LEVEL_LOW>;
 | 
						|
 | 
						|
			reset-gpios = <&gpio TEGRA_GPIO(H, 6) GPIO_ACTIVE_LOW>;
 | 
						|
 | 
						|
			vcc33-supply = <&vcc_3v3_ts>;
 | 
						|
			vccio-supply = <&vcc_3v3_ts>;
 | 
						|
 | 
						|
			touchscreen-size-x = <2112>;
 | 
						|
			touchscreen-size-y = <1280>;
 | 
						|
			touchscreen-swapped-x-y;
 | 
						|
			touchscreen-inverted-x;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	i2c@7000c500 {
 | 
						|
		clock-frequency = <100000>;
 | 
						|
		status = "okay";
 | 
						|
 | 
						|
		compass@e {
 | 
						|
			compatible = "asahi-kasei,ak8974";
 | 
						|
			reg = <0x0e>;
 | 
						|
 | 
						|
			interrupt-parent = <&gpio>;
 | 
						|
			interrupts = <TEGRA_GPIO(W, 0) IRQ_TYPE_EDGE_RISING>;
 | 
						|
 | 
						|
			avdd-supply = <&vdd_3v3_sys>;
 | 
						|
			dvdd-supply = <&vdd_1v8>;
 | 
						|
 | 
						|
			mount-matrix =	 "0", "-1",  "0",
 | 
						|
					"-1",  "0",  "0",
 | 
						|
					 "0",  "0", "-1";
 | 
						|
		};
 | 
						|
 | 
						|
		light-sensor@1c {
 | 
						|
			compatible = "dynaimage,al3010";
 | 
						|
			reg = <0x1c>;
 | 
						|
 | 
						|
			interrupt-parent = <&gpio>;
 | 
						|
			interrupts = <TEGRA_GPIO(Z, 2) IRQ_TYPE_LEVEL_HIGH>;
 | 
						|
 | 
						|
			vdd-supply = <&vdd_3v3_sys>;
 | 
						|
		};
 | 
						|
 | 
						|
		accelerometer@68 {
 | 
						|
			compatible = "invensense,mpu6050";
 | 
						|
			reg = <0x68>;
 | 
						|
 | 
						|
			interrupt-parent = <&gpio>;
 | 
						|
			interrupts = <TEGRA_GPIO(X, 1) IRQ_TYPE_EDGE_RISING>;
 | 
						|
 | 
						|
			vdd-supply   = <&vdd_3v3_sys>;
 | 
						|
			vddio-supply = <&vdd_1v8>;
 | 
						|
 | 
						|
			mount-matrix =	 "0", "-1",  "0",
 | 
						|
					"-1",  "0",  "0",
 | 
						|
					 "0",  "0", "-1";
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	i2c@7000d000 {
 | 
						|
		clock-frequency = <100000>;
 | 
						|
		status = "okay";
 | 
						|
 | 
						|
		rt5640: audio-codec@1c {
 | 
						|
			compatible = "realtek,rt5640";
 | 
						|
			reg = <0x1c>;
 | 
						|
 | 
						|
			realtek,dmic1-data-pin = <1>;
 | 
						|
		};
 | 
						|
 | 
						|
		nct72: temperature-sensor@4c {
 | 
						|
			compatible = "onnn,nct1008";
 | 
						|
			reg = <0x4c>;
 | 
						|
			vcc-supply = <&vdd_3v3_sys>;
 | 
						|
			#thermal-sensor-cells = <1>;
 | 
						|
		};
 | 
						|
 | 
						|
		fuel-gauge@55 {
 | 
						|
			compatible = "ti,bq27541";
 | 
						|
			reg = <0x55>;
 | 
						|
			power-supplies = <&power_supply>;
 | 
						|
			monitored-battery = <&battery_cell>;
 | 
						|
		};
 | 
						|
 | 
						|
		power_supply: charger@6a {
 | 
						|
			compatible = "summit,smb347";
 | 
						|
			reg = <0x6a>;
 | 
						|
 | 
						|
			interrupt-parent = <&gpio>;
 | 
						|
			interrupts = <TEGRA_GPIO(V, 1) IRQ_TYPE_EDGE_BOTH>;
 | 
						|
 | 
						|
			summit,enable-charge-control = <SMB3XX_CHG_ENABLE_PIN_ACTIVE_LOW>;
 | 
						|
			summit,enable-usb-charging;
 | 
						|
 | 
						|
			monitored-battery = <&battery_cell>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	pmc@7000e400 {
 | 
						|
		status = "okay";
 | 
						|
		nvidia,invert-interrupt;
 | 
						|
		nvidia,suspend-mode = <1>;
 | 
						|
		nvidia,cpu-pwr-good-time = <2000>;
 | 
						|
		nvidia,cpu-pwr-off-time = <200>;
 | 
						|
		nvidia,core-pwr-good-time = <3845 3845>;
 | 
						|
		nvidia,core-pwr-off-time = <0>;
 | 
						|
		nvidia,core-power-req-active-high;
 | 
						|
		nvidia,sys-clock-req-active-high;
 | 
						|
	};
 | 
						|
 | 
						|
	ahub@70080000 {
 | 
						|
		i2s@70080400 {
 | 
						|
			status = "okay";
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	brcm_wifi_pwrseq: wifi-pwrseq {
 | 
						|
		compatible = "mmc-pwrseq-simple";
 | 
						|
 | 
						|
		clocks = <&tegra_pmc TEGRA_PMC_CLK_BLINK>;
 | 
						|
		clock-names = "ext_clock";
 | 
						|
 | 
						|
		reset-gpios = <&gpio TEGRA_GPIO(D, 4) GPIO_ACTIVE_LOW>;
 | 
						|
		post-power-on-delay-ms = <300>;
 | 
						|
		power-off-delay-us = <300>;
 | 
						|
	};
 | 
						|
 | 
						|
	sdmmc3: mmc@78000400 {
 | 
						|
		status = "okay";
 | 
						|
 | 
						|
		#address-cells = <1>;
 | 
						|
		#size-cells = <0>;
 | 
						|
 | 
						|
		assigned-clocks = <&tegra_car TEGRA30_CLK_SDMMC3>;
 | 
						|
		assigned-clock-parents = <&tegra_car TEGRA30_CLK_PLL_C>;
 | 
						|
		assigned-clock-rates = <50000000>;
 | 
						|
 | 
						|
		max-frequency = <50000000>;
 | 
						|
		keep-power-in-suspend;
 | 
						|
		bus-width = <4>;
 | 
						|
		non-removable;
 | 
						|
 | 
						|
		mmc-pwrseq = <&brcm_wifi_pwrseq>;
 | 
						|
		vmmc-supply = <&vdd_3v3_sys>;
 | 
						|
		vqmmc-supply = <&vdd_1v8>;
 | 
						|
 | 
						|
		/* Azurewave AW-NH665 BCM4330 */
 | 
						|
		wifi@1 {
 | 
						|
			reg = <1>;
 | 
						|
			compatible = "brcm,bcm4329-fmac";
 | 
						|
			interrupt-parent = <&gpio>;
 | 
						|
			interrupts = <TEGRA_GPIO(O, 4) IRQ_TYPE_LEVEL_HIGH>;
 | 
						|
			interrupt-names = "host-wake";
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	sdmmc4: mmc@78000600 {
 | 
						|
		status = "okay";
 | 
						|
		bus-width = <8>;
 | 
						|
		vmmc-supply = <&vcore_emmc>;
 | 
						|
		vqmmc-supply = <&vdd_1v8>;
 | 
						|
		non-removable;
 | 
						|
	};
 | 
						|
 | 
						|
	usb@7d000000 {
 | 
						|
		compatible = "nvidia,tegra30-udc";
 | 
						|
		status = "okay";
 | 
						|
		dr_mode = "peripheral";
 | 
						|
	};
 | 
						|
 | 
						|
	usb-phy@7d000000 {
 | 
						|
		status = "okay";
 | 
						|
		dr_mode = "peripheral";
 | 
						|
		nvidia,hssync-start-delay = <0>;
 | 
						|
		nvidia,xcvr-lsfslew = <2>;
 | 
						|
		nvidia,xcvr-lsrslew = <2>;
 | 
						|
	};
 | 
						|
 | 
						|
	backlight: backlight {
 | 
						|
		compatible = "pwm-backlight";
 | 
						|
 | 
						|
		power-supply = <&vdd_5v0_sys>;
 | 
						|
		pwms = <&pwm 0 50000>;
 | 
						|
 | 
						|
		brightness-levels = <1 255>;
 | 
						|
		num-interpolated-steps = <254>;
 | 
						|
		default-brightness-level = <15>;
 | 
						|
	};
 | 
						|
 | 
						|
	battery_cell: battery-cell {
 | 
						|
		compatible = "simple-battery";
 | 
						|
		constant-charge-current-max-microamp = <1800000>;
 | 
						|
		operating-range-celsius = <0 45>;
 | 
						|
	};
 | 
						|
 | 
						|
	/* PMIC has a built-in 32KHz oscillator which is used by PMC */
 | 
						|
	clk32k_in: clock@0 {
 | 
						|
		compatible = "fixed-clock";
 | 
						|
		#clock-cells = <0>;
 | 
						|
		clock-frequency = <32768>;
 | 
						|
		clock-output-names = "pmic-oscillator";
 | 
						|
	};
 | 
						|
 | 
						|
	cpus {
 | 
						|
		cpu0: cpu@0 {
 | 
						|
			cpu-supply = <&vdd_cpu>;
 | 
						|
			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
			#cooling-cells = <2>;
 | 
						|
		};
 | 
						|
 | 
						|
		cpu@1 {
 | 
						|
			cpu-supply = <&vdd_cpu>;
 | 
						|
			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
		};
 | 
						|
 | 
						|
		cpu@2 {
 | 
						|
			cpu-supply = <&vdd_cpu>;
 | 
						|
			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
		};
 | 
						|
 | 
						|
		cpu@3 {
 | 
						|
			cpu-supply = <&vdd_cpu>;
 | 
						|
			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	display-panel {
 | 
						|
		compatible = "hydis,hv070wx2-1e0", "chunghwa,claa070wp03xg",
 | 
						|
			     "panel-lvds";
 | 
						|
 | 
						|
		power-supply = <&vdd_pnl>;
 | 
						|
		backlight = <&backlight>;
 | 
						|
 | 
						|
		width-mm = <94>;
 | 
						|
		height-mm = <150>;
 | 
						|
		rotation = <180>;
 | 
						|
 | 
						|
		data-mapping = "jeida-24";
 | 
						|
 | 
						|
		port {
 | 
						|
			panel_input: endpoint {
 | 
						|
				remote-endpoint = <&lvds_encoder_output>;
 | 
						|
			};
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	firmware {
 | 
						|
		trusted-foundations {
 | 
						|
			compatible = "tlm,trusted-foundations";
 | 
						|
			tlm,version-major = <0x0>;
 | 
						|
			tlm,version-minor = <0x0>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	gpio-keys {
 | 
						|
		compatible = "gpio-keys";
 | 
						|
 | 
						|
		hall-sensor {
 | 
						|
			label = "Lid";
 | 
						|
			gpios = <&gpio TEGRA_GPIO(S, 6) GPIO_ACTIVE_LOW>;
 | 
						|
			linux,input-type = <EV_SW>;
 | 
						|
			linux,code = <SW_LID>;
 | 
						|
			debounce-interval = <500>;
 | 
						|
			wakeup-event-action = <EV_ACT_DEASSERTED>;
 | 
						|
			wakeup-source;
 | 
						|
		};
 | 
						|
 | 
						|
		power {
 | 
						|
			label = "Power";
 | 
						|
			gpios = <&gpio TEGRA_GPIO(V, 0) GPIO_ACTIVE_LOW>;
 | 
						|
			linux,code = <KEY_POWER>;
 | 
						|
			debounce-interval = <10>;
 | 
						|
			wakeup-event-action = <EV_ACT_ASSERTED>;
 | 
						|
			wakeup-source;
 | 
						|
		};
 | 
						|
 | 
						|
		volume-up {
 | 
						|
			label = "Volume Up";
 | 
						|
			gpios = <&gpio TEGRA_GPIO(Q, 2) GPIO_ACTIVE_LOW>;
 | 
						|
			linux,code = <KEY_VOLUMEUP>;
 | 
						|
			debounce-interval = <10>;
 | 
						|
			wakeup-event-action = <EV_ACT_ASSERTED>;
 | 
						|
			wakeup-source;
 | 
						|
		};
 | 
						|
 | 
						|
		volume-down {
 | 
						|
			label = "Volume Down";
 | 
						|
			gpios = <&gpio TEGRA_GPIO(Q, 3) GPIO_ACTIVE_LOW>;
 | 
						|
			linux,code = <KEY_VOLUMEDOWN>;
 | 
						|
			debounce-interval = <10>;
 | 
						|
			wakeup-event-action = <EV_ACT_ASSERTED>;
 | 
						|
			wakeup-source;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	lvds-encoder {
 | 
						|
		compatible = "ti,sn75lvds83", "lvds-encoder";
 | 
						|
 | 
						|
		powerdown-gpios = <&gpio TEGRA_GPIO(N, 6) GPIO_ACTIVE_LOW>;
 | 
						|
 | 
						|
		ports {
 | 
						|
			#address-cells = <1>;
 | 
						|
			#size-cells = <0>;
 | 
						|
 | 
						|
			port@0 {
 | 
						|
				reg = <0>;
 | 
						|
 | 
						|
				lvds_encoder_input: endpoint {
 | 
						|
					remote-endpoint = <&lcd_output>;
 | 
						|
				};
 | 
						|
			};
 | 
						|
 | 
						|
			port@1 {
 | 
						|
				reg = <1>;
 | 
						|
 | 
						|
				lvds_encoder_output: endpoint {
 | 
						|
					remote-endpoint = <&panel_input>;
 | 
						|
				};
 | 
						|
			};
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	vdd_5v0_sys: regulator@0 {
 | 
						|
		compatible = "regulator-fixed";
 | 
						|
		regulator-name = "vdd_5v0";
 | 
						|
		regulator-min-microvolt = <5000000>;
 | 
						|
		regulator-max-microvolt = <5000000>;
 | 
						|
		regulator-always-on;
 | 
						|
		regulator-boot-on;
 | 
						|
	};
 | 
						|
 | 
						|
	vdd_3v3_sys: regulator@1 {
 | 
						|
		compatible = "regulator-fixed";
 | 
						|
		regulator-name = "vdd_3v3";
 | 
						|
		regulator-min-microvolt = <3300000>;
 | 
						|
		regulator-max-microvolt = <3300000>;
 | 
						|
		regulator-always-on;
 | 
						|
		regulator-boot-on;
 | 
						|
		vin-supply = <&vdd_5v0_sys>;
 | 
						|
	};
 | 
						|
 | 
						|
	vdd_pnl: regulator@2 {
 | 
						|
		compatible = "regulator-fixed";
 | 
						|
		regulator-name = "vdd_panel";
 | 
						|
		regulator-min-microvolt = <3300000>;
 | 
						|
		regulator-max-microvolt = <3300000>;
 | 
						|
		regulator-enable-ramp-delay = <300000>;
 | 
						|
		gpio = <&gpio TEGRA_GPIO(W, 1) GPIO_ACTIVE_HIGH>;
 | 
						|
		enable-active-high;
 | 
						|
		vin-supply = <&vdd_3v3_sys>;
 | 
						|
	};
 | 
						|
 | 
						|
	vcc_3v3_ts: regulator@3 {
 | 
						|
		compatible = "regulator-fixed";
 | 
						|
		regulator-name = "ldo_s-1167_3v3";
 | 
						|
		regulator-min-microvolt = <3300000>;
 | 
						|
		regulator-max-microvolt = <3300000>;
 | 
						|
		regulator-always-on;
 | 
						|
		regulator-boot-on;
 | 
						|
		vin-supply = <&vdd_5v0_sys>;
 | 
						|
	};
 | 
						|
 | 
						|
	sound {
 | 
						|
		compatible = "nvidia,tegra-audio-rt5640-grouper",
 | 
						|
			     "nvidia,tegra-audio-rt5640";
 | 
						|
		nvidia,model = "ASUS Google Nexus 7 ALC5642";
 | 
						|
 | 
						|
		nvidia,audio-routing =
 | 
						|
			"Headphones", "HPOR",
 | 
						|
			"Headphones", "HPOL",
 | 
						|
			"Speakers", "SPORP",
 | 
						|
			"Speakers", "SPORN",
 | 
						|
			"Speakers", "SPOLP",
 | 
						|
			"Speakers", "SPOLN",
 | 
						|
			"DMIC1", "Mic Jack";
 | 
						|
 | 
						|
		nvidia,i2s-controller = <&tegra_i2s1>;
 | 
						|
		nvidia,audio-codec = <&rt5640>;
 | 
						|
 | 
						|
		nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_LOW>;
 | 
						|
 | 
						|
		clocks = <&tegra_car TEGRA30_CLK_PLL_A>,
 | 
						|
			 <&tegra_car TEGRA30_CLK_PLL_A_OUT0>,
 | 
						|
			 <&tegra_pmc TEGRA_PMC_CLK_OUT_1>;
 | 
						|
		clock-names = "pll_a", "pll_a_out0", "mclk";
 | 
						|
 | 
						|
		assigned-clocks = <&tegra_car TEGRA30_CLK_EXTERN1>,
 | 
						|
				  <&tegra_pmc TEGRA_PMC_CLK_OUT_1>;
 | 
						|
 | 
						|
		assigned-clock-parents = <&tegra_car TEGRA30_CLK_PLL_A_OUT0>,
 | 
						|
					 <&tegra_car TEGRA30_CLK_EXTERN1>;
 | 
						|
	};
 | 
						|
 | 
						|
	thermal-zones {
 | 
						|
		nct72-local {
 | 
						|
			polling-delay-passive = <1000>; /* milliseconds */
 | 
						|
			polling-delay = <0>; /* milliseconds */
 | 
						|
 | 
						|
			thermal-sensors = <&nct72 0>;
 | 
						|
		};
 | 
						|
 | 
						|
		nct72-remote {
 | 
						|
			polling-delay-passive = <1000>; /* milliseconds */
 | 
						|
			polling-delay = <5000>; /* milliseconds */
 | 
						|
 | 
						|
			thermal-sensors = <&nct72 1>;
 | 
						|
 | 
						|
			trips {
 | 
						|
				trip0: cpu-alert0 {
 | 
						|
					/* start throttling at 50C */
 | 
						|
					temperature = <50000>;
 | 
						|
					hysteresis = <3000>;
 | 
						|
					type = "passive";
 | 
						|
				};
 | 
						|
 | 
						|
				trip1: cpu-crit {
 | 
						|
					/* shut down at 60C */
 | 
						|
					temperature = <60000>;
 | 
						|
					hysteresis = <2000>;
 | 
						|
					type = "critical";
 | 
						|
				};
 | 
						|
			};
 | 
						|
 | 
						|
			cooling-maps {
 | 
						|
				map0 {
 | 
						|
					trip = <&trip0>;
 | 
						|
					cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
 | 
						|
				};
 | 
						|
			};
 | 
						|
		};
 | 
						|
	};
 | 
						|
};
 |