mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
312e95c6e9
This adds the support for the Sparx5 SoC. Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
17 lines
416 B
Text
17 lines
416 B
Text
Microsemi Ocelot reset controller
|
|
|
|
The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the
|
|
SoC core.
|
|
|
|
The reset registers are both present in the MSCC vcoreiii MIPS and
|
|
microchip Sparx5 armv8 SoC's.
|
|
|
|
Required Properties:
|
|
- compatible: "mscc,ocelot-chip-reset" or "microchip,sparx5-chip-reset"
|
|
|
|
Example:
|
|
reset@1070008 {
|
|
compatible = "mscc,ocelot-chip-reset";
|
|
reg = <0x1070008 0x4>;
|
|
};
|
|
|