mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
67730e6c53
Use the kernel's canonical $(ARCH) paths instead of the raw target triple for KVM selftests directories. KVM selftests are quite nearly the only place in the entire kernel that using the target triple for directories, tools/testing/selftests/drivers/s390x being the lone holdout. Using the kernel's preferred nomenclature eliminates the minor, but annoying, friction of having to translate to KVM's selftests directories, e.g. for pattern matching, opening files, running selftests, etc. Opportunsitically delete file comments that reference the full path of the file, as they are obviously prone to becoming stale, and serve no known purpose. Reviewed-by: Muhammad Usama Anjum <usama.anjum@collabora.com> Acked-by: Claudio Imbrenda <imbrenda@linux.ibm.com> Acked-by: Andrew Jones <ajones@ventanamicro.com> Link: https://lore.kernel.org/r/20241128005547.4077116-16-seanjc@google.com Signed-off-by: Sean Christopherson <seanjc@google.com>
43 lines
1.1 KiB
C
43 lines
1.1 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2021, Google LLC.
|
|
*/
|
|
|
|
#include "apic.h"
|
|
|
|
void apic_disable(void)
|
|
{
|
|
wrmsr(MSR_IA32_APICBASE,
|
|
rdmsr(MSR_IA32_APICBASE) &
|
|
~(MSR_IA32_APICBASE_ENABLE | MSR_IA32_APICBASE_EXTD));
|
|
}
|
|
|
|
void xapic_enable(void)
|
|
{
|
|
uint64_t val = rdmsr(MSR_IA32_APICBASE);
|
|
|
|
/* Per SDM: to enable xAPIC when in x2APIC must first disable APIC */
|
|
if (val & MSR_IA32_APICBASE_EXTD) {
|
|
apic_disable();
|
|
wrmsr(MSR_IA32_APICBASE,
|
|
rdmsr(MSR_IA32_APICBASE) | MSR_IA32_APICBASE_ENABLE);
|
|
} else if (!(val & MSR_IA32_APICBASE_ENABLE)) {
|
|
wrmsr(MSR_IA32_APICBASE, val | MSR_IA32_APICBASE_ENABLE);
|
|
}
|
|
|
|
/*
|
|
* Per SDM: reset value of spurious interrupt vector register has the
|
|
* APIC software enabled bit=0. It must be enabled in addition to the
|
|
* enable bit in the MSR.
|
|
*/
|
|
val = xapic_read_reg(APIC_SPIV) | APIC_SPIV_APIC_ENABLED;
|
|
xapic_write_reg(APIC_SPIV, val);
|
|
}
|
|
|
|
void x2apic_enable(void)
|
|
{
|
|
wrmsr(MSR_IA32_APICBASE, rdmsr(MSR_IA32_APICBASE) |
|
|
MSR_IA32_APICBASE_ENABLE | MSR_IA32_APICBASE_EXTD);
|
|
x2apic_write_reg(APIC_SPIV,
|
|
x2apic_read_reg(APIC_SPIV) | APIC_SPIV_APIC_ENABLED);
|
|
}
|