mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
846b62b343
Add data source encoding for HiSilicon HIP12 and coresponding mapping to the perf's memory data source. This will help to synthesize the data and support upper layer tools like perf-mem and perf-c2c. Reviewed-by: Leo Yan <leo.yan@arm.com> Signed-off-by: Yicong Yang <yangyicong@hisilicon.com> Cc: CaiJingtao <caijingtao@huawei.com> Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Ian Rogers <irogers@google.com> Cc: Ingo Molnar <mingo@redhat.com> Cc: James Clark <james.clark@linaro.org> Cc: Jiri Olsa <jolsa@kernel.org> Cc: John Garry <john.g.garry@oracle.com> Cc: Jonathan Cameron <jonathan.cameron@huawei.com> Cc: Junhao He <hejunhao3@huawei.com> Cc: Leo Yan <leo.yan@linux.dev> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Will Deacon <will@kernel.org> Cc: Yushan Wang <wangyushan12@huawei.com> Cc: Zeng Tao <prime.zeng@hisilicon.com> Cc: xueshan2@huawei.com Link: https://lore.kernel.org/r/20250425033845.57671-3-yangyicong@huawei.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
147 lines
3.7 KiB
C
147 lines
3.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* arm_spe_decoder.h: Arm Statistical Profiling Extensions support
|
|
* Copyright (c) 2019-2020, Arm Ltd.
|
|
*/
|
|
|
|
#ifndef INCLUDE__ARM_SPE_DECODER_H__
|
|
#define INCLUDE__ARM_SPE_DECODER_H__
|
|
|
|
#include <stdbool.h>
|
|
#include <stddef.h>
|
|
#include <stdint.h>
|
|
|
|
#include "arm-spe-pkt-decoder.h"
|
|
|
|
enum arm_spe_sample_type {
|
|
ARM_SPE_L1D_ACCESS = 1 << 0,
|
|
ARM_SPE_L1D_MISS = 1 << 1,
|
|
ARM_SPE_LLC_ACCESS = 1 << 2,
|
|
ARM_SPE_LLC_MISS = 1 << 3,
|
|
ARM_SPE_TLB_ACCESS = 1 << 4,
|
|
ARM_SPE_TLB_MISS = 1 << 5,
|
|
ARM_SPE_BRANCH_MISS = 1 << 6,
|
|
ARM_SPE_REMOTE_ACCESS = 1 << 7,
|
|
ARM_SPE_SVE_PARTIAL_PRED = 1 << 8,
|
|
ARM_SPE_SVE_EMPTY_PRED = 1 << 9,
|
|
ARM_SPE_BRANCH_NOT_TAKEN = 1 << 10,
|
|
ARM_SPE_IN_TXN = 1 << 11,
|
|
};
|
|
|
|
enum arm_spe_op_type {
|
|
/* First level operation type */
|
|
ARM_SPE_OP_OTHER = 1 << 0,
|
|
ARM_SPE_OP_LDST = 1 << 1,
|
|
ARM_SPE_OP_BRANCH_ERET = 1 << 2,
|
|
|
|
/* Second level operation type for OTHER */
|
|
ARM_SPE_OP_SVE_OTHER = 1 << 16,
|
|
ARM_SPE_OP_SVE_FP = 1 << 17,
|
|
ARM_SPE_OP_SVE_PRED_OTHER = 1 << 18,
|
|
|
|
/* Second level operation type for LDST */
|
|
ARM_SPE_OP_LD = 1 << 16,
|
|
ARM_SPE_OP_ST = 1 << 17,
|
|
ARM_SPE_OP_ATOMIC = 1 << 18,
|
|
ARM_SPE_OP_EXCL = 1 << 19,
|
|
ARM_SPE_OP_AR = 1 << 20,
|
|
ARM_SPE_OP_SIMD_FP = 1 << 21,
|
|
ARM_SPE_OP_GP_REG = 1 << 22,
|
|
ARM_SPE_OP_UNSPEC_REG = 1 << 23,
|
|
ARM_SPE_OP_NV_SYSREG = 1 << 24,
|
|
ARM_SPE_OP_SVE_LDST = 1 << 25,
|
|
ARM_SPE_OP_SVE_PRED_LDST = 1 << 26,
|
|
ARM_SPE_OP_SVE_SG = 1 << 27,
|
|
|
|
/* Second level operation type for BRANCH_ERET */
|
|
ARM_SPE_OP_BR_COND = 1 << 16,
|
|
ARM_SPE_OP_BR_INDIRECT = 1 << 17,
|
|
ARM_SPE_OP_BR_GCS = 1 << 18,
|
|
ARM_SPE_OP_BR_CR_BL = 1 << 19,
|
|
ARM_SPE_OP_BR_CR_RET = 1 << 20,
|
|
ARM_SPE_OP_BR_CR_NON_BL_RET = 1 << 21,
|
|
};
|
|
|
|
enum arm_spe_common_data_source {
|
|
ARM_SPE_COMMON_DS_L1D = 0x0,
|
|
ARM_SPE_COMMON_DS_L2 = 0x8,
|
|
ARM_SPE_COMMON_DS_PEER_CORE = 0x9,
|
|
ARM_SPE_COMMON_DS_LOCAL_CLUSTER = 0xa,
|
|
ARM_SPE_COMMON_DS_SYS_CACHE = 0xb,
|
|
ARM_SPE_COMMON_DS_PEER_CLUSTER = 0xc,
|
|
ARM_SPE_COMMON_DS_REMOTE = 0xd,
|
|
ARM_SPE_COMMON_DS_DRAM = 0xe,
|
|
};
|
|
|
|
enum arm_spe_ampereone_data_source {
|
|
ARM_SPE_AMPEREONE_LOCAL_CHIP_CACHE_OR_DEVICE = 0x0,
|
|
ARM_SPE_AMPEREONE_SLC = 0x3,
|
|
ARM_SPE_AMPEREONE_REMOTE_CHIP_CACHE = 0x5,
|
|
ARM_SPE_AMPEREONE_DDR = 0x7,
|
|
ARM_SPE_AMPEREONE_L1D = 0x8,
|
|
ARM_SPE_AMPEREONE_L2D = 0x9,
|
|
};
|
|
|
|
enum arm_spe_hisi_hip_data_source {
|
|
ARM_SPE_HISI_HIP_PEER_CPU = 0,
|
|
ARM_SPE_HISI_HIP_PEER_CPU_HITM = 1,
|
|
ARM_SPE_HISI_HIP_L3 = 2,
|
|
ARM_SPE_HISI_HIP_L3_HITM = 3,
|
|
ARM_SPE_HISI_HIP_PEER_CLUSTER = 4,
|
|
ARM_SPE_HISI_HIP_PEER_CLUSTER_HITM = 5,
|
|
ARM_SPE_HISI_HIP_REMOTE_SOCKET = 6,
|
|
ARM_SPE_HISI_HIP_REMOTE_SOCKET_HITM = 7,
|
|
ARM_SPE_HISI_HIP_LOCAL_MEM = 8,
|
|
ARM_SPE_HISI_HIP_REMOTE_MEM = 9,
|
|
ARM_SPE_HISI_HIP_NC_DEV = 13,
|
|
ARM_SPE_HISI_HIP_L2 = 16,
|
|
ARM_SPE_HISI_HIP_L2_HITM = 17,
|
|
ARM_SPE_HISI_HIP_L1 = 18,
|
|
};
|
|
|
|
struct arm_spe_record {
|
|
enum arm_spe_sample_type type;
|
|
int err;
|
|
u32 op;
|
|
u32 latency;
|
|
u64 from_ip;
|
|
u64 to_ip;
|
|
u64 prev_br_tgt;
|
|
u64 timestamp;
|
|
u64 virt_addr;
|
|
u64 phys_addr;
|
|
u64 context_id;
|
|
u16 source;
|
|
};
|
|
|
|
struct arm_spe_insn;
|
|
|
|
struct arm_spe_buffer {
|
|
const unsigned char *buf;
|
|
size_t len;
|
|
u64 offset;
|
|
u64 trace_nr;
|
|
};
|
|
|
|
struct arm_spe_params {
|
|
int (*get_trace)(struct arm_spe_buffer *buffer, void *data);
|
|
void *data;
|
|
};
|
|
|
|
struct arm_spe_decoder {
|
|
int (*get_trace)(struct arm_spe_buffer *buffer, void *data);
|
|
void *data;
|
|
struct arm_spe_record record;
|
|
|
|
const unsigned char *buf;
|
|
size_t len;
|
|
|
|
struct arm_spe_pkt packet;
|
|
};
|
|
|
|
struct arm_spe_decoder *arm_spe_decoder_new(struct arm_spe_params *params);
|
|
void arm_spe_decoder_free(struct arm_spe_decoder *decoder);
|
|
|
|
int arm_spe_decode(struct arm_spe_decoder *decoder);
|
|
|
|
#endif
|