mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-20 06:20:41 +00:00
528a4a0bb0
Move the includes of binding headers from Qualcomm SoC sound drivers headers to unit files actually using these bindings. This reduces the amount of work for C preprocessor and makes usage of bindings easier to follow. No impact expected on the final binaries. Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20231005075250.88159-2-krzysztof.kozlowski@linaro.org Signed-off-by: Mark Brown <broonie@kernel.org>
120 lines
4 KiB
C
120 lines
4 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
// Copyright (c) 2020, Linaro Limited
|
|
|
|
#include <dt-bindings/sound/qcom,q6afe.h>
|
|
#include <linux/err.h>
|
|
#include <linux/init.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/module.h>
|
|
#include <linux/device.h>
|
|
#include <linux/platform_device.h>
|
|
#include "q6dsp-lpass-clocks.h"
|
|
#include "q6afe.h"
|
|
|
|
#define Q6AFE_CLK(id) { \
|
|
.clk_id = id, \
|
|
.q6dsp_clk_id = Q6AFE_##id, \
|
|
.name = #id, \
|
|
.rate = 19200000, \
|
|
}
|
|
|
|
|
|
static const struct q6dsp_clk_init q6afe_clks[] = {
|
|
Q6AFE_CLK(LPASS_CLK_ID_PRI_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_PRI_MI2S_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEC_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEC_MI2S_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TER_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TER_MI2S_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUAD_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUAD_MI2S_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SPEAKER_I2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SPEAKER_I2S_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SPEAKER_I2S_OSR),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUI_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUI_MI2S_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEN_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEN_MI2S_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT0_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT1_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT2_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT3_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT4_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT5_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT6_MI2S_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUI_MI2S_OSR),
|
|
Q6AFE_CLK(LPASS_CLK_ID_PRI_PCM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_PRI_PCM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEC_PCM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEC_PCM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TER_PCM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TER_PCM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUAD_PCM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUAD_PCM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUIN_PCM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUIN_PCM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUI_PCM_OSR),
|
|
Q6AFE_CLK(LPASS_CLK_ID_PRI_TDM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_PRI_TDM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEC_TDM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_SEC_TDM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TER_TDM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TER_TDM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUAD_TDM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUAD_TDM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUIN_TDM_IBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUIN_TDM_EBIT),
|
|
Q6AFE_CLK(LPASS_CLK_ID_QUIN_TDM_OSR),
|
|
Q6AFE_CLK(LPASS_CLK_ID_MCLK_1),
|
|
Q6AFE_CLK(LPASS_CLK_ID_MCLK_2),
|
|
Q6AFE_CLK(LPASS_CLK_ID_MCLK_3),
|
|
Q6AFE_CLK(LPASS_CLK_ID_MCLK_4),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INTERNAL_DIGITAL_CODEC_CORE),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT_MCLK_0),
|
|
Q6AFE_CLK(LPASS_CLK_ID_INT_MCLK_1),
|
|
Q6AFE_CLK(LPASS_CLK_ID_WSA_CORE_MCLK),
|
|
Q6AFE_CLK(LPASS_CLK_ID_WSA_CORE_NPL_MCLK),
|
|
Q6AFE_CLK(LPASS_CLK_ID_VA_CORE_MCLK),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TX_CORE_MCLK),
|
|
Q6AFE_CLK(LPASS_CLK_ID_TX_CORE_NPL_MCLK),
|
|
Q6AFE_CLK(LPASS_CLK_ID_RX_CORE_MCLK),
|
|
Q6AFE_CLK(LPASS_CLK_ID_RX_CORE_NPL_MCLK),
|
|
Q6AFE_CLK(LPASS_CLK_ID_VA_CORE_2X_MCLK),
|
|
Q6DSP_VOTE_CLK(LPASS_HW_AVTIMER_VOTE,
|
|
Q6AFE_LPASS_CORE_AVTIMER_BLOCK,
|
|
"LPASS_AVTIMER_MACRO"),
|
|
Q6DSP_VOTE_CLK(LPASS_HW_MACRO_VOTE,
|
|
Q6AFE_LPASS_CORE_HW_MACRO_BLOCK,
|
|
"LPASS_HW_MACRO"),
|
|
Q6DSP_VOTE_CLK(LPASS_HW_DCODEC_VOTE,
|
|
Q6AFE_LPASS_CORE_HW_DCODEC_BLOCK,
|
|
"LPASS_HW_DCODEC"),
|
|
};
|
|
|
|
static const struct q6dsp_clk_desc q6dsp_clk_q6afe __maybe_unused = {
|
|
.clks = q6afe_clks,
|
|
.num_clks = ARRAY_SIZE(q6afe_clks),
|
|
.lpass_set_clk = q6afe_set_lpass_clock,
|
|
.lpass_vote_clk = q6afe_vote_lpass_core_hw,
|
|
.lpass_unvote_clk = q6afe_unvote_lpass_core_hw,
|
|
};
|
|
|
|
#ifdef CONFIG_OF
|
|
static const struct of_device_id q6afe_clock_device_id[] = {
|
|
{ .compatible = "qcom,q6afe-clocks", .data = &q6dsp_clk_q6afe },
|
|
{},
|
|
};
|
|
MODULE_DEVICE_TABLE(of, q6afe_clock_device_id);
|
|
#endif
|
|
|
|
static struct platform_driver q6afe_clock_platform_driver = {
|
|
.driver = {
|
|
.name = "q6afe-clock",
|
|
.of_match_table = of_match_ptr(q6afe_clock_device_id),
|
|
},
|
|
.probe = q6dsp_clock_dev_probe,
|
|
};
|
|
module_platform_driver(q6afe_clock_platform_driver);
|
|
|
|
MODULE_DESCRIPTION("Q6 Audio Frontend clock driver");
|
|
MODULE_LICENSE("GPL v2");
|