mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
e5f1bcd93d
Moves wq related function to enic_wq.c. Prepares for a cleaup of enic wq code path. Co-developed-by: Nelson Escobar <neescoba@cisco.com> Signed-off-by: Nelson Escobar <neescoba@cisco.com> Co-developed-by: John Daley <johndale@cisco.com> Signed-off-by: John Daley <johndale@cisco.com> Signed-off-by: Satish Kharat <satishkh@cisco.com> Link: https://patch.msgid.link/20250304-enic_cleanup_and_ext_cq-v2-6-85804263dad8@cisco.com Signed-off-by: Paolo Abeni <pabeni@redhat.com>
83 lines
2.1 KiB
C
83 lines
2.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
|
|
* Copyright 2007 Nuova Systems, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _VNIC_CQ_H_
|
|
#define _VNIC_CQ_H_
|
|
|
|
#include "cq_desc.h"
|
|
#include "vnic_dev.h"
|
|
|
|
/* Completion queue control */
|
|
struct vnic_cq_ctrl {
|
|
u64 ring_base; /* 0x00 */
|
|
u32 ring_size; /* 0x08 */
|
|
u32 pad0;
|
|
u32 flow_control_enable; /* 0x10 */
|
|
u32 pad1;
|
|
u32 color_enable; /* 0x18 */
|
|
u32 pad2;
|
|
u32 cq_head; /* 0x20 */
|
|
u32 pad3;
|
|
u32 cq_tail; /* 0x28 */
|
|
u32 pad4;
|
|
u32 cq_tail_color; /* 0x30 */
|
|
u32 pad5;
|
|
u32 interrupt_enable; /* 0x38 */
|
|
u32 pad6;
|
|
u32 cq_entry_enable; /* 0x40 */
|
|
u32 pad7;
|
|
u32 cq_message_enable; /* 0x48 */
|
|
u32 pad8;
|
|
u32 interrupt_offset; /* 0x50 */
|
|
u32 pad9;
|
|
u64 cq_message_addr; /* 0x58 */
|
|
u32 pad10;
|
|
};
|
|
|
|
struct vnic_rx_bytes_counter {
|
|
unsigned int small_pkt_bytes_cnt;
|
|
unsigned int large_pkt_bytes_cnt;
|
|
};
|
|
|
|
struct vnic_cq {
|
|
unsigned int index;
|
|
struct vnic_dev *vdev;
|
|
struct vnic_cq_ctrl __iomem *ctrl; /* memory-mapped */
|
|
struct vnic_dev_ring ring;
|
|
unsigned int to_clean;
|
|
unsigned int last_color;
|
|
unsigned int interrupt_offset;
|
|
struct vnic_rx_bytes_counter pkt_size_counter;
|
|
unsigned int cur_rx_coal_timeval;
|
|
unsigned int tobe_rx_coal_timeval;
|
|
ktime_t prev_ts;
|
|
};
|
|
|
|
static inline void *vnic_cq_to_clean(struct vnic_cq *cq)
|
|
{
|
|
return ((u8 *)cq->ring.descs + cq->ring.desc_size * cq->to_clean);
|
|
}
|
|
|
|
static inline void vnic_cq_inc_to_clean(struct vnic_cq *cq)
|
|
{
|
|
cq->to_clean++;
|
|
if (cq->to_clean == cq->ring.desc_count) {
|
|
cq->to_clean = 0;
|
|
cq->last_color = cq->last_color ? 0 : 1;
|
|
}
|
|
}
|
|
|
|
void vnic_cq_free(struct vnic_cq *cq);
|
|
int vnic_cq_alloc(struct vnic_dev *vdev, struct vnic_cq *cq, unsigned int index,
|
|
unsigned int desc_count, unsigned int desc_size);
|
|
void vnic_cq_init(struct vnic_cq *cq, unsigned int flow_control_enable,
|
|
unsigned int color_enable, unsigned int cq_head, unsigned int cq_tail,
|
|
unsigned int cq_tail_color, unsigned int interrupt_enable,
|
|
unsigned int cq_entry_enable, unsigned int message_enable,
|
|
unsigned int interrupt_offset, u64 message_addr);
|
|
void vnic_cq_clean(struct vnic_cq *cq);
|
|
|
|
#endif /* _VNIC_CQ_H_ */
|