mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
188bdfb776
This is a scripted split of the display related register macros from i915_reg.h to display/intel_display_regs.h. As a starting point, move all the macros that are only used in display code (or GVT). If there are users in core i915 code or soc/, or no users anywhere, keep the macros in i915_reg.h. This is done in groups of macros separated by blank lines, moving the comments along with the groups. Some manually picked macro groups are kept/moved regardless of the heuristics above. This is obviously a very crude approach. It's not perfect. But there are 4.2k lines in i915_reg.h, and its refactoring has ground to a halt. This is the big hammer that splits the file to two, and enables further cleanup. Cc: Suraj Kandpal <suraj.kandpal@intel.com> Cc: Ville Syrjälä <ville.syrjala@linux.intel.com> Cc: Lucas De Marchi <lucas.demarchi@intel.com> Reviewed-by: Suraj Kandpal <suraj.kandpal@intel.com> # v2 Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com> Link: https://lore.kernel.org/r/20250606102256.2080073-1-jani.nikula@intel.com Signed-off-by: Jani Nikula <jani.nikula@intel.com>
41 lines
1.1 KiB
C
41 lines
1.1 KiB
C
// SPDX-License-Identifier: MIT
|
|
/*
|
|
* Copyright © 2023 Intel Corporation
|
|
*/
|
|
|
|
#include "i915_reg.h"
|
|
#include "intel_de.h"
|
|
#include "intel_display_core.h"
|
|
#include "intel_display_regs.h"
|
|
#include "intel_display_wa.h"
|
|
|
|
static void gen11_display_wa_apply(struct intel_display *display)
|
|
{
|
|
/* Wa_14010594013 */
|
|
intel_de_rmw(display, GEN8_CHICKEN_DCPR_1, 0, ICL_DELAY_PMRSP);
|
|
}
|
|
|
|
static void xe_d_display_wa_apply(struct intel_display *display)
|
|
{
|
|
/* Wa_14013723622 */
|
|
intel_de_rmw(display, CLKREQ_POLICY, CLKREQ_POLICY_MEM_UP_OVRD, 0);
|
|
}
|
|
|
|
static void adlp_display_wa_apply(struct intel_display *display)
|
|
{
|
|
/* Wa_22011091694:adlp */
|
|
intel_de_rmw(display, GEN9_CLKGATE_DIS_5, 0, DPCE_GATING_DIS);
|
|
|
|
/* Bspec/49189 Initialize Sequence */
|
|
intel_de_rmw(display, GEN8_CHICKEN_DCPR_1, DDI_CLOCK_REG_ACCESS, 0);
|
|
}
|
|
|
|
void intel_display_wa_apply(struct intel_display *display)
|
|
{
|
|
if (display->platform.alderlake_p)
|
|
adlp_display_wa_apply(display);
|
|
else if (DISPLAY_VER(display) == 12)
|
|
xe_d_display_wa_apply(display);
|
|
else if (DISPLAY_VER(display) == 11)
|
|
gen11_display_wa_apply(display);
|
|
}
|