mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
5d4456fc88
Merge the local include "pgtable.h" -which declares the API of the 5-level paging trampoline- into <asm/boot.h> so that its implementation in la57toggle.S as well as the calling code can be decoupled from the traditional decompressor. Signed-off-by: Ard Biesheuvel <ardb@kernel.org> Signed-off-by: Ingo Molnar <mingo@kernel.org> Cc: David Woodhouse <dwmw@amazon.co.uk> Cc: H. Peter Anvin <hpa@zytor.com> Cc: Kees Cook <keescook@chromium.org> Cc: Linus Torvalds <torvalds@linux-foundation.org> Link: https://lore.kernel.org/r/20250401133416.1436741-9-ardb+git@google.com
98 lines
2.7 KiB
C
98 lines
2.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef _ASM_X86_BOOT_H
|
|
#define _ASM_X86_BOOT_H
|
|
|
|
|
|
#include <asm/pgtable_types.h>
|
|
#include <uapi/asm/boot.h>
|
|
|
|
/* Minimum kernel alignment, as a power of two */
|
|
#ifdef CONFIG_X86_64
|
|
# define MIN_KERNEL_ALIGN_LG2 PMD_SHIFT
|
|
#else
|
|
# define MIN_KERNEL_ALIGN_LG2 (PAGE_SHIFT + THREAD_SIZE_ORDER)
|
|
#endif
|
|
#define MIN_KERNEL_ALIGN (_AC(1, UL) << MIN_KERNEL_ALIGN_LG2)
|
|
|
|
#if (CONFIG_PHYSICAL_ALIGN & (CONFIG_PHYSICAL_ALIGN-1)) || \
|
|
(CONFIG_PHYSICAL_ALIGN < MIN_KERNEL_ALIGN)
|
|
# error "Invalid value for CONFIG_PHYSICAL_ALIGN"
|
|
#endif
|
|
|
|
#if defined(CONFIG_KERNEL_BZIP2)
|
|
# define BOOT_HEAP_SIZE 0x400000
|
|
#elif defined(CONFIG_KERNEL_ZSTD)
|
|
/*
|
|
* Zstd needs to allocate the ZSTD_DCtx in order to decompress the kernel.
|
|
* The ZSTD_DCtx is ~160KB, so set the heap size to 192KB because it is a
|
|
* round number and to allow some slack.
|
|
*/
|
|
# define BOOT_HEAP_SIZE 0x30000
|
|
#else
|
|
# define BOOT_HEAP_SIZE 0x10000
|
|
#endif
|
|
|
|
#ifdef CONFIG_X86_64
|
|
# define BOOT_STACK_SIZE 0x4000
|
|
|
|
/*
|
|
* Used by decompressor's startup_32() to allocate page tables for identity
|
|
* mapping of the 4G of RAM in 4-level paging mode:
|
|
* - 1 level4 table;
|
|
* - 1 level3 table;
|
|
* - 4 level2 table that maps everything with 2M pages;
|
|
*
|
|
* The additional level5 table needed for 5-level paging is allocated from
|
|
* trampoline_32bit memory.
|
|
*/
|
|
# define BOOT_INIT_PGT_SIZE (6*4096)
|
|
|
|
/*
|
|
* Total number of page tables kernel_add_identity_map() can allocate,
|
|
* including page tables consumed by startup_32().
|
|
*
|
|
* Worst-case scenario:
|
|
* - 5-level paging needs 1 level5 table;
|
|
* - KASLR needs to map kernel, boot_params, cmdline and randomized kernel,
|
|
* assuming all of them cross 256T boundary:
|
|
* + 4*2 level4 table;
|
|
* + 4*2 level3 table;
|
|
* + 4*2 level2 table;
|
|
* - X86_VERBOSE_BOOTUP needs to map the first 2M (video RAM):
|
|
* + 1 level4 table;
|
|
* + 1 level3 table;
|
|
* + 1 level2 table;
|
|
* Total: 28 tables
|
|
*
|
|
* Add 4 spare table in case decompressor touches anything beyond what is
|
|
* accounted above. Warn if it happens.
|
|
*/
|
|
# define BOOT_PGT_SIZE_WARN (28*4096)
|
|
# define BOOT_PGT_SIZE (32*4096)
|
|
|
|
#else /* !CONFIG_X86_64 */
|
|
# define BOOT_STACK_SIZE 0x1000
|
|
#endif
|
|
|
|
#define TRAMPOLINE_32BIT_SIZE (2 * PAGE_SIZE)
|
|
|
|
#define TRAMPOLINE_32BIT_CODE_OFFSET PAGE_SIZE
|
|
#define TRAMPOLINE_32BIT_CODE_SIZE 0xA0
|
|
|
|
#ifndef __ASSEMBLER__
|
|
extern unsigned int output_len;
|
|
extern const unsigned long kernel_text_size;
|
|
extern const unsigned long kernel_total_size;
|
|
|
|
unsigned long decompress_kernel(unsigned char *outbuf, unsigned long virt_addr,
|
|
void (*error)(char *x));
|
|
|
|
extern struct boot_params *boot_params_ptr;
|
|
extern unsigned long *trampoline_32bit;
|
|
extern const u16 trampoline_ljmp_imm_offset;
|
|
|
|
void trampoline_32bit_src(void *trampoline, bool enable_5lvl);
|
|
|
|
#endif
|
|
|
|
#endif /* _ASM_X86_BOOT_H */
|