mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
34e3c4500c
Probe ISA level, TLB, IOCSR information from CPUCFG to improve kernel resilience to different core implementations. BTW, IOCSR register definition appears to be a platform-specific spec instead of an architecture spec, even for the Loongson CPUs there is no guarantee that IOCSR will always present. Thus it's dangerous to perform IOCSR probing without checking CPU type and instruction availability. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
22 lines
767 B
C
22 lines
767 B
C
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
|
|
#ifndef _UAPI_ASM_HWCAP_H
|
|
#define _UAPI_ASM_HWCAP_H
|
|
|
|
/* HWCAP flags */
|
|
#define HWCAP_LOONGARCH_CPUCFG (1 << 0)
|
|
#define HWCAP_LOONGARCH_LAM (1 << 1)
|
|
#define HWCAP_LOONGARCH_UAL (1 << 2)
|
|
#define HWCAP_LOONGARCH_FPU (1 << 3)
|
|
#define HWCAP_LOONGARCH_LSX (1 << 4)
|
|
#define HWCAP_LOONGARCH_LASX (1 << 5)
|
|
#define HWCAP_LOONGARCH_CRC32 (1 << 6)
|
|
#define HWCAP_LOONGARCH_COMPLEX (1 << 7)
|
|
#define HWCAP_LOONGARCH_CRYPTO (1 << 8)
|
|
#define HWCAP_LOONGARCH_LVZ (1 << 9)
|
|
#define HWCAP_LOONGARCH_LBT_X86 (1 << 10)
|
|
#define HWCAP_LOONGARCH_LBT_ARM (1 << 11)
|
|
#define HWCAP_LOONGARCH_LBT_MIPS (1 << 12)
|
|
#define HWCAP_LOONGARCH_PTW (1 << 13)
|
|
#define HWCAP_LOONGARCH_LSPW (1 << 14)
|
|
|
|
#endif /* _UAPI_ASM_HWCAP_H */
|