linux/arch/arm64/boot/dts/renesas/rzg3s-smarc-switches.h
Claudiu Beznea cc018b98a9 arm64: dts: renesas: r9a08g045s33-smarc-pmod: Add overlay for SCIF1
Add a DT overlay for SCIF1 (of the Renesas RZ/G3S SoC) routed through
the PMOD1_3A interface available on the Renesas RZ SMARC Carrier II
board.

Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250120130936.1080069-5-claudiu.beznea.uj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2025-02-21 16:23:01 +01:00

40 lines
962 B
C

/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* On-board switches for the Renesas RZ/G3S SMARC Module and RZ SMARC Carrier II
* boards.
*
* Copyright (C) 2024 Renesas Electronics Corp.
*/
#ifndef __RZG3S_SMARC_SWITCHES_H__
#define __RZG3S_SMARC_SWITCHES_H__
/*
* On-board switches' states:
* @SW_OFF: switch's state is OFF
* @SW_ON: switch's state is ON
*/
#define SW_OFF 0
#define SW_ON 1
/*
* SW_CONFIG[x] switches' states:
* @SW_CONFIG2:
* SW_OFF - SD0 is connected to eMMC
* SW_ON - SD0 is connected to uSD0 card
* @SW_CONFIG3:
* SW_OFF - SD2 is connected to SoC
* SW_ON - SCIF1, SSI0, IRQ0, IRQ1 connected to SoC
*/
#define SW_CONFIG2 SW_OFF
#define SW_CONFIG3 SW_ON
/*
* SW_OPT_MUX[x] switches' states:
* @SW_OPT_MUX4:
* SW_OFF - The SMARC SER0 signals are routed to M.2 Key E UART
* SW_ON - The SMARC SER0 signals are routed to PMOD1
*/
#define SW_OPT_MUX4 SW_ON
#endif /* __RZG3S_SMARC_SWITCHES_H__ */