linux/Documentation/devicetree/bindings/pci
Linus Torvalds 0bd0a41a51 pci-v6.17-changes
-----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCgAyFiEEgMe7l+5h9hnxdsnuWYigwDrT+vwFAmiL3OkUHGJoZWxnYWFz
 QGdvb2dsZS5jb20ACgkQWYigwDrT+vz9bhAAqiD9REYlNUgGX/bEBgCVPFdtjjTz
 FpSLzG23vWd2J0FEy04qtQWH9j71IXnM+yMybzsMe9SsPt2HhczzSCIMpPj0FZNN
 ccOf3gA/KqPux7FORrS3mpM8OO4ICt3XZhCji3nNg5iW5XlH+NrQKPVxRlvBB0rP
 +7RxSjDClUdZ97QSSmp1uZ7Qh1qyV0Ht0qjPMwecrnB2kApt4ZaMphAaKPEjX/4f
 RgZPFqbIpRWt9e87Z8ADr5c2jokZAzIV0zauQ2fhbjBkTcXIXL3yOzUbR+ngBWDD
 oq21rXJBUCQheA7J6j2SKabgF9AZaI5NI9ERld5vJ1inXSZCyuyKopN1AzuKZquG
 N+jyYJqZC99ePvMLbTWs/spU58J03A6TOwaJNE3ISRgbnxFkhvLl7h68XuTDonZm
 hYGloXXUj+i+rh7/eJIDDWa9MTpEvl2p1zc6EDIZ/umlnHwg9rGlGQVARMCs6Ist
 EiJQEtjMMlXiBJMkFhpxesOdyonGkxAL9WtT6MoEOFF7dqgsTqSKiDUPa+6MHV+I
 tsTB630J3ROsWGfQD1uJI2BrCm+op4j6faamH6UMqCrUU0TUZMHiRR3qVWbM6qgU
 /WL1gZ96uy5I7UoE0+gH+wMhMClO2BnsxffocToDE5wOYpGDd5BwPEoY8ej8U2lu
 CBMCkMor1jDtS8Y=
 =ipv3
 -----END PGP SIGNATURE-----

Merge tag 'pci-v6.17-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/pci/pci

Pull PCI updates from Bjorn Helgaas:
 "Enumeration:

   - Allow built-in drivers, not just modular drivers, to use async
     initial probing (Lukas Wunner)

   - Support Immediate Readiness even on devices with no PM Capability
     (Sean Christopherson)

   - Consolidate definition of PCIE_RESET_CONFIG_WAIT_MS (100ms), the
     required delay between a reset and sending config requests to a
     device (Niklas Cassel)

   - Add pci_is_display() to check for "Display" base class and use it
     in ALSA hda, vfio, vga_switcheroo, vt-d (Mario Limonciello)

   - Allow 'isolated PCI functions' (multi-function devices without a
     function 0) for LoongArch, similar to s390 and jailhouse (Huacai
     Chen)

  Power control:

   - Add ability to enable optional slot clock for cases where the PCIe
     host controller and the slot are supplied by different clocks
     (Marek Vasut)

  PCIe native device hotplug:

   - Fix runtime PM ref imbalance on Hot-Plug Capable ports caused by
     misinterpreting a config read failure after a device has been
     removed (Lukas Wunner)

   - Avoid creating a useless PCIe port service device for pciehp if the
     slot is handled by the ACPI hotplug driver (Lukas Wunner)

   - Ignore ACPI hotplug slots when calculating depth of pciehp hotplug
     ports (Lukas Wunner)

  Virtualization:

   - Save VF resizable BAR state and restore it after reset (Michał
     Winiarski)

   - Allow IOV resources (VF BARs) to be resized (Michał Winiarski)

   - Add pci_iov_vf_bar_set_size() so drivers can control VF BAR size
     (Michał Winiarski)

  Endpoint framework:

   - Add RC-to-EP doorbell support using platform MSI controller,
     including a test case (Frank Li)

   - Allow BAR assignment via configfs so platforms have flexibility in
     determining BAR usage (Jerome Brunet)

  Native PCIe controller drivers:

   - Convert amazon,al-alpine-v[23]-pcie, apm,xgene-pcie,
     axis,artpec6-pcie, marvell,armada-3700-pcie, st,spear1340-pcie to
     DT schema format (Rob Herring)

   - Use dev_fwnode() instead of of_fwnode_handle() to remove OF
     dependency in altera (fixes an unused variable), designware-host,
     mediatek, mediatek-gen3, mobiveil, plda, xilinx, xilinx-dma,
     xilinx-nwl (Jiri Slaby, Arnd Bergmann)

   - Convert aardvark, altera, brcmstb, designware-host, iproc,
     mediatek, mediatek-gen3, mobiveil, plda, rcar-host, vmd, xilinx,
     xilinx-dma, xilinx-nwl from using pci_msi_create_irq_domain() to
     using msi_create_parent_irq_domain() instead; this makes the
     interrupt controller per-PCI device, allows dynamic allocation of
     vectors after initialization, and allows support of IMS (Nam Cao)

  APM X-Gene PCIe controller driver:

   - Rewrite MSI handling to MSI CPU affinity, drop useless CPU hotplug
     bits, use device-managed memory allocations, and clean things up
     (Marc Zyngier)

   - Probe xgene-msi as a standard platform driver rather than a
     subsys_initcall (Marc Zyngier)

  Broadcom STB PCIe controller driver:

   - Add optional DT 'num-lanes' property and if present, use it to
     override the Maximum Link Width advertised in Link Capabilities
     (Jim Quinlan)

  Cadence PCIe controller driver:

   - Use PCIe Message routing types from the PCI core rather than
     defining private ones (Hans Zhang)

  Freescale i.MX6 PCIe controller driver:

   - Add IMX8MQ_EP third 64-bit BAR in epc_features (Richard Zhu)

   - Add IMX8MM_EP and IMX8MP_EP fixed 256-byte BAR 4 in epc_features
     (Richard Zhu)

   - Configure LUT for MSI/IOMMU in Endpoint mode so Root Complex can
     trigger doorbel on Endpoint (Frank Li)

   - Remove apps_reset (LTSSM_EN) from
     imx_pcie_{assert,deassert}_core_reset(), which fixes a hotplug
     regression on i.MX8MM (Richard Zhu)

   - Delay Endpoint link start until configfs 'start' written (Richard
     Zhu)

  Intel VMD host bridge driver:

   - Add Intel Panther Lake (PTL)-H/P/U Vendor ID (George D Sworo)

  Qualcomm PCIe controller driver:

   - Add DT binding and driver support for SA8255p, which supports ECAM
     for Configuration Space access (Mayank Rana)

   - Update DT binding and driver to describe PHYs and per-Root Port
     resets in a Root Port stanza and deprecate describing them in the
     host bridge; this makes it possible to support multiple Root Ports
     in the future (Krishna Chaitanya Chundru)

   - Add Qualcomm QCS615 to SM8150 DT binding (Ziyue Zhang)

   - Add Qualcomm QCS8300 to SA8775p DT binding (Ziyue Zhang)

   - Drop TBU and ref clocks from Qualcomm SM8150 and SC8180x DT
     bindings (Konrad Dybcio)

   - Document 'link_down' reset in Qualcomm SA8775P DT binding (Ziyue
     Zhang)

   - Add required PCIE_RESET_CONFIG_WAIT_MS delay after Link up IRQ
     (Niklas Cassel)

  Rockchip PCIe controller driver:

   - Drop unused PCIe Message routing and code definitions (Hans Zhang)

   - Remove several unused header includes (Hans Zhang)

   - Use standard PCIe config register definitions instead of
     rockchip-specific redefinitions (Geraldo Nascimento)

   - Set Target Link Speed to 5.0 GT/s before retraining so we have a
     chance to train at a higher speed (Geraldo Nascimento)

  Rockchip DesignWare PCIe controller driver:

   - Prevent race between link training and register update via DBI by
     inhibiting link training after hot reset and link down (Wilfred
     Mallawa)

   - Add required PCIE_RESET_CONFIG_WAIT_MS delay after Link up IRQ
     (Niklas Cassel)

  Sophgo PCIe controller driver:

   - Add DT binding and driver for Sophgo SG2044 PCIe controller driver
     in Root Complex mode (Inochi Amaoto)

  Synopsys DesignWare PCIe controller driver:

   - Add required PCIE_RESET_CONFIG_WAIT_MS after waiting for Link up on
     Ports that support > 5.0 GT/s. Slower Ports still rely on the
     not-quite-correct PCIE_LINK_WAIT_SLEEP_MS 90ms default delay while
     waiting for the Link (Niklas Cassel)"

* tag 'pci-v6.17-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/pci/pci: (116 commits)
  dt-bindings: PCI: qcom,pcie-sa8775p: Document 'link_down' reset
  dt-bindings: PCI: Remove 83xx-512x-pci.txt
  dt-bindings: PCI: Convert amazon,al-alpine-v[23]-pcie to DT schema
  dt-bindings: PCI: Convert marvell,armada-3700-pcie to DT schema
  dt-bindings: PCI: Convert apm,xgene-pcie to DT schema
  dt-bindings: PCI: Convert axis,artpec6-pcie to DT schema
  dt-bindings: PCI: Convert st,spear1340-pcie to DT schema
  PCI: Move is_pciehp check out of pciehp_is_native()
  PCI: pciehp: Use is_pciehp instead of is_hotplug_bridge
  PCI/portdrv: Use is_pciehp instead of is_hotplug_bridge
  PCI/ACPI: Fix runtime PM ref imbalance on Hot-Plug Capable ports
  selftests: pci_endpoint: Add doorbell test case
  misc: pci_endpoint_test: Add doorbell test case
  PCI: endpoint: pci-epf-test: Add doorbell test support
  PCI: endpoint: Add pci_epf_align_inbound_addr() helper for inbound address alignment
  PCI: endpoint: pci-ep-msi: Add checks for MSI parent and mutability
  PCI: endpoint: Add RC-to-EP doorbell support using platform MSI controller
  PCI: dwc: Add Sophgo SG2044 PCIe controller driver in Root Complex mode
  PCI: vmd: Switch to msi_create_parent_irq_domain()
  PCI: vmd: Convert to lock guards
  ...
2025-08-01 13:59:07 -07:00
..
altr,pcie-root-port.yaml
amazon,al-alpine-v3-pcie.yaml dt-bindings: PCI: Convert amazon,al-alpine-v[23]-pcie to DT schema 2025-07-31 16:10:06 -05:00
amd,versal2-mdb-host.yaml
amlogic,axg-pcie.yaml
apm,xgene-pcie.yaml dt-bindings: PCI: Convert apm,xgene-pcie to DT schema 2025-07-31 16:09:58 -05:00
apple,pcie.yaml dt-bindings: pci: apple,pcie: Add t6020 compatible string 2025-04-19 20:24:22 +05:30
axis,artpec6-pcie.yaml dt-bindings: PCI: Convert axis,artpec6-pcie to DT schema 2025-07-31 16:09:54 -05:00
baikal,bt1-pcie.yaml
brcm,iproc-pcie.yaml
brcm,stb-pcie.yaml dt-bindings: PCI: brcm,stb-pcie: Add num-lanes property 2025-06-23 05:52:32 -06:00
cdns,cdns-pcie-ep.yaml dt-bindings: PCI: Correct indentation and style in DTS example 2025-04-23 12:48:59 +05:30
cdns,cdns-pcie-host.yaml
cdns-pcie-ep.yaml
cdns-pcie-host.yaml
cdns-pcie.yaml dt-bindings: PCI: Drop unneeded quotes 2023-04-04 12:12:12 -05:00
faraday,ftpci100.yaml
fsl,imx6q-pcie-common.yaml
fsl,imx6q-pcie-ep.yaml
fsl,imx6q-pcie.yaml
fsl,layerscape-pcie-ep.yaml
fsl,layerscape-pcie.yaml
fsl,mpc8xxx-pci.yaml
hisilicon,kirin-pcie.yaml
hisilicon-histb-pcie.txt
host-generic-pci.yaml
intel,ixp4xx-pci.yaml
intel,keembay-pcie-ep.yaml dt-bindings: PCI: Correct indentation and style in DTS example 2025-04-23 12:48:59 +05:30
intel,keembay-pcie.yaml dt-bindings: PCI: Correct indentation and style in DTS example 2025-04-23 12:48:59 +05:30
intel-gw-pcie.yaml dt-bindings: PCI: intel,lgm-pcie: Add reference to common schemas 2021-07-23 14:39:31 -06:00
loongson.yaml
marvell,armada-3700-pcie.yaml dt-bindings: PCI: Convert marvell,armada-3700-pcie to DT schema 2025-07-31 16:10:02 -05:00
marvell,armada8k-pcie.yaml dt-bindings: PCI: Convert marvell,armada8k-pcie to schema 2025-04-23 12:49:00 +05:30
marvell,kirkwood-pcie.yaml dt-bindings: PCI: Convert Marvell EBU to schema 2025-04-23 12:49:00 +05:30
mbvl,gpex40-pcie.yaml dt-bindings: PCI: mobiveil: Convert mobiveil-pcie.txt to YAML 2025-01-21 11:17:39 -06:00
mediatek,mt7621-pcie.yaml
mediatek-pcie-cfg.yaml dt-bindings: PCI: mediatek: Update the Device tree bindings 2021-08-26 13:48:23 +01:00
mediatek-pcie-gen3.yaml dt-bindings: PCI: mediatek-gen3: Add mediatek,pbus-csr phandle array property 2025-03-03 19:10:14 +00:00
mediatek-pcie.txt
microchip,pcie-host.yaml dt-bindings: PCI: microchip,pcie-host: Fix DMA coherency property 2025-05-16 12:57:12 +00:00
nvidia,tegra20-pcie.txt
nvidia,tegra194-pcie-ep.yaml dt-bindings: PCI: Remove obsolete .txt docs 2025-04-23 12:49:01 +05:30
nvidia,tegra194-pcie.yaml
pci-ep-bus.yaml
pci-ep.yaml dt-bindings: PCI: pci-ep: Extend max-link-speed to PCIe Gen5/Gen6 2025-06-17 22:17:20 +05:30
plda,xpressrich3-axi-common.yaml
qcom,pcie-common.yaml dt-bindings: PCI: qcom: Move PHY & reset GPIO to Root Port node 2025-07-15 13:22:04 -05:00
qcom,pcie-ep.yaml
qcom,pcie-sa8255p.yaml dt-bindings: PCI: qcom,pcie-sa8255p: Document ECAM compliant PCIe root complex 2025-07-15 13:19:48 -05:00
qcom,pcie-sa8775p.yaml dt-bindings: PCI: qcom,pcie-sa8775p: Document 'link_down' reset 2025-07-31 16:10:18 -05:00
qcom,pcie-sc7280.yaml dt-bindings: PCI: qcom: Move PHY & reset GPIO to Root Port node 2025-07-15 13:22:04 -05:00
qcom,pcie-sc8180x.yaml dt-bindings: PCI: qcom,pcie-sc8180x: Drop unrelated clocks from PCIe hosts 2025-06-23 05:33:39 -06:00
qcom,pcie-sc8280xp.yaml
qcom,pcie-sm8150.yaml dt-bindings: PCI: qcom,pcie-sm8150: Drop unrelated clocks from PCIe hosts 2025-06-23 05:33:50 -06:00
qcom,pcie-sm8250.yaml dt-bindings: PCI: qcom,pcie-sm8250: Add 'global' interrupt 2025-04-19 19:38:57 +05:30
qcom,pcie-sm8350.yaml dt-bindings: PCI: qcom,pcie-sm8350: Add 'global' interrupt 2025-04-19 19:39:04 +05:30
qcom,pcie-sm8450.yaml
qcom,pcie-sm8550.yaml
qcom,pcie-x1e80100.yaml
qcom,pcie.yaml Merge branch 'pci/dt-bindings' 2025-06-04 10:50:45 -05:00
ralink,rt3883-pci.txt
rcar-gen4-pci-ep.yaml
rcar-gen4-pci-host.yaml
rcar-pci-ep.yaml dt-bindings: PCI: Correct indentation and style in DTS example 2025-04-23 12:48:59 +05:30
rcar-pci-host.yaml dt-bindings: PCI: Correct indentation and style in DTS example 2025-04-23 12:48:59 +05:30
renesas,pci-rcar-gen2.yaml
rockchip,rk3399-pcie-common.yaml
rockchip,rk3399-pcie-ep.yaml
rockchip,rk3399-pcie.yaml
rockchip-dw-pcie-common.yaml dt-bindings: PCI: dw: rockchip: Add rk3576 support 2025-04-23 12:48:33 +05:30
rockchip-dw-pcie-ep.yaml dt-bindings: PCI: rockchip: Add DesignWare based PCIe Endpoint controller 2024-07-04 14:46:04 +00:00
rockchip-dw-pcie.yaml dt-bindings: PCI: dwc: rockchip: Add rk3562 support 2025-04-23 12:48:59 +05:30
samsung,exynos-pcie.yaml
sifive,fu740-pcie.yaml dt-bindings: PCI: sifive,fu740-pcie: Fix include placement in DTS example 2025-04-23 12:49:00 +05:30
snps,dw-pcie-common.yaml dt-bindings: PCI: Convert marvell,armada8k-pcie to schema 2025-04-23 12:49:00 +05:30
snps,dw-pcie-ep.yaml
snps,dw-pcie.yaml dt-bindings: PCI: Convert amazon,al-alpine-v[23]-pcie to DT schema 2025-07-31 16:10:06 -05:00
socionext,uniphier-pcie-ep.yaml
socionext,uniphier-pcie.yaml
sophgo,sg2044-pcie.yaml dt-bindings: pci: Add Sophgo SG2044 PCIe host 2025-06-13 10:20:37 +05:30
st,spear1340-pcie.yaml dt-bindings: PCI: Convert st,spear1340-pcie to DT schema 2025-07-31 16:09:40 -05:00
starfive,jh7110-pcie.yaml
ti,am65-pci-ep.yaml
ti,am65-pci-host.yaml
ti,j721e-pci-ep.yaml dt-bindings: Correct indentation and style in DTS example 2025-07-28 19:56:29 -05:00
ti,j721e-pci-host.yaml
ti-pci.txt
toshiba,visconti-pcie.yaml
v3,v360epc-pci.yaml dt-bindings: PCI: Convert v3,v360epc-pci to DT schema 2025-05-10 11:56:03 +05:30
versatile.yaml
xilinx-versal-cpm.yaml dt-bindings: PCI: Correct indentation and style in DTS example 2025-04-23 12:48:59 +05:30
xlnx,axi-pcie-host.yaml
xlnx,nwl-pcie.yaml
xlnx,xdma-host.yaml