ASoC: fsl_sai: Force a software reset when starting in consumer mode

On an imx8mm platform with an external clock provider, when running the
receiver (arecord) and triggering an xrun with xrun_injection, we see a
channel swap/offset. This happens sometimes when running only the
receiver, but occurs reliably if a transmitter (aplay) is also
concurrently running.

It seems that the SAI loses track of frame sync during the trigger stop
-> trigger start cycle that occurs during an xrun. Doing just a FIFO
reset in this case does not suffice, and only a software reset seems to
get it back on track.

This looks like the same h/w bug that is already handled for the
producer case, so we now do the reset unconditionally on config disable.

Signed-off-by: Arun Raghavan <arun@asymptotic.io>
Reported-by: Pieterjan Camerlynck <p.camerlynck@televic.com>
Fixes: 3e3f8bd569 ("ASoC: fsl_sai: fix no frame clk in master mode")
Cc: stable@vger.kernel.org
Reviewed-by: Fabio Estevam <festevam@gmail.com>
Link: https://patch.msgid.link/20250626130858.163825-1-arun@arunraghavan.net
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Arun Raghavan 2025-06-26 09:08:25 -04:00 committed by Mark Brown
parent 960aed31ee
commit dc78f7e591
No known key found for this signature in database
GPG key ID: 24D68B725D5487D0

View file

@ -803,13 +803,15 @@ static void fsl_sai_config_disable(struct fsl_sai *sai, int dir)
* anymore. Add software reset to fix this issue. * anymore. Add software reset to fix this issue.
* This is a hardware bug, and will be fix in the * This is a hardware bug, and will be fix in the
* next sai version. * next sai version.
*
* In consumer mode, this can happen even after a
* single open/close, especially if both tx and rx
* are running concurrently.
*/ */
if (!sai->is_consumer_mode[tx]) { /* Software Reset */
/* Software Reset */ regmap_write(sai->regmap, FSL_SAI_xCSR(tx, ofs), FSL_SAI_CSR_SR);
regmap_write(sai->regmap, FSL_SAI_xCSR(tx, ofs), FSL_SAI_CSR_SR); /* Clear SR bit to finish the reset */
/* Clear SR bit to finish the reset */ regmap_write(sai->regmap, FSL_SAI_xCSR(tx, ofs), 0);
regmap_write(sai->regmap, FSL_SAI_xCSR(tx, ofs), 0);
}
} }
static int fsl_sai_trigger(struct snd_pcm_substream *substream, int cmd, static int fsl_sai_trigger(struct snd_pcm_substream *substream, int cmd,