public-mirrors/linux
1
0
Fork 0
mirror of git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2025-11-14 10:15:13 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

genirq: generic-chip: Export some irq_gc_ functions

Browse source 
When building imx_v6_v7_defconfig with imx-drm drivers selected as
modules, we get the following build errors:

ERROR: "irq_gc_mask_clr_bit" [drivers/staging/imx-drm/ipu-v3/imx-ipu-v3.ko] undefined!
ERROR: "irq_gc_mask_set_bit" [drivers/staging/imx-drm/ipu-v3/imx-ipu-v3.ko] undefined!
ERROR: "irq_gc_ack_set_bit" [drivers/staging/imx-drm/ipu-v3/imx-ipu-v3.ko] undefined!

Export the required functions to avoid this problem.

Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Cc: shawn.guo@linaro.org
Cc: kernel@pengutronix.de
Link: http://lkml.kernel.org/r/1372389789-7048-1-git-send-email-festevam@gmail.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
This commit is contained in:
Fabio Estevam 2013-06-28 00:23:09 -03:00 • committed by Thomas Gleixner
parent 2779db8d37
commit d55f0cc4c9
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
kernel/irq/generic-chip.c
View file

@ -62,6 +62,7 @@ void irq_gc_mask_set_bit(struct irq_data *d)
irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask); irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask);
irq_gc_unlock(gc); irq_gc_unlock(gc);
} }
EXPORT_SYMBOL_GPL(irq_gc_mask_set_bit);
/** /**
* irq_gc_mask_set_mask_bit - Mask chip via clearing bit in mask register * irq_gc_mask_set_mask_bit - Mask chip via clearing bit in mask register
@ -81,6 +82,7 @@ void irq_gc_mask_clr_bit(struct irq_data *d)
irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask); irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask);
irq_gc_unlock(gc); irq_gc_unlock(gc);
} }
EXPORT_SYMBOL_GPL(irq_gc_mask_clr_bit);
/** /**
* irq_gc_unmask_enable_reg - Unmask chip via enable register * irq_gc_unmask_enable_reg - Unmask chip via enable register
@ -115,6 +117,7 @@ void irq_gc_ack_set_bit(struct irq_data *d)
irq_reg_writel(mask, gc->reg_base + ct->regs.ack); irq_reg_writel(mask, gc->reg_base + ct->regs.ack);
irq_gc_unlock(gc); irq_gc_unlock(gc);
} }
EXPORT_SYMBOL_GPL(irq_gc_ack_set_bit);
/** /**
* irq_gc_ack_clr_bit - Ack pending interrupt via clearing bit * irq_gc_ack_clr_bit - Ack pending interrupt via clearing bit