mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-09-18 22:14:16 +00:00
net: dsa: mv88e6xxx: Fix validation of built-in PHYs on 6095/6097
These chips have 8 built-in FE PHYs and 3 SERDES interfaces that can
run at 1G. With the blamed commit, the built-in PHYs could no longer
be connected to, using an MII PHY interface mode.
Create a separate .phylink_get_caps callback for these chips, which
takes the FE/GE split into consideration.
Fixes: 2ee84cfefb
("net: dsa: mv88e6xxx: convert to phylink_generic_validate()")
Signed-off-by: Tobias Waldekranz <tobias@waldekranz.com>
Reviewed-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
Link: https://lore.kernel.org/r/20220213185154.3262207-1-tobias@waldekranz.com
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
parent
12d8c11198
commit
d0b78ab1ca
1 changed files with 21 additions and 2 deletions
|
@ -580,6 +580,25 @@ static const u8 mv88e6185_phy_interface_modes[] = {
|
|||
[MV88E6185_PORT_STS_CMODE_PHY] = PHY_INTERFACE_MODE_SGMII,
|
||||
};
|
||||
|
||||
static void mv88e6095_phylink_get_caps(struct mv88e6xxx_chip *chip, int port,
|
||||
struct phylink_config *config)
|
||||
{
|
||||
u8 cmode = chip->ports[port].cmode;
|
||||
|
||||
config->mac_capabilities = MAC_SYM_PAUSE | MAC_10 | MAC_100;
|
||||
|
||||
if (mv88e6xxx_phy_is_internal(chip->ds, port)) {
|
||||
__set_bit(PHY_INTERFACE_MODE_MII, config->supported_interfaces);
|
||||
} else {
|
||||
if (cmode < ARRAY_SIZE(mv88e6185_phy_interface_modes) &&
|
||||
mv88e6185_phy_interface_modes[cmode])
|
||||
__set_bit(mv88e6185_phy_interface_modes[cmode],
|
||||
config->supported_interfaces);
|
||||
|
||||
config->mac_capabilities |= MAC_1000FD;
|
||||
}
|
||||
}
|
||||
|
||||
static void mv88e6185_phylink_get_caps(struct mv88e6xxx_chip *chip, int port,
|
||||
struct phylink_config *config)
|
||||
{
|
||||
|
@ -3803,7 +3822,7 @@ static const struct mv88e6xxx_ops mv88e6095_ops = {
|
|||
.reset = mv88e6185_g1_reset,
|
||||
.vtu_getnext = mv88e6185_g1_vtu_getnext,
|
||||
.vtu_loadpurge = mv88e6185_g1_vtu_loadpurge,
|
||||
.phylink_get_caps = mv88e6185_phylink_get_caps,
|
||||
.phylink_get_caps = mv88e6095_phylink_get_caps,
|
||||
.set_max_frame_size = mv88e6185_g1_set_max_frame_size,
|
||||
};
|
||||
|
||||
|
@ -3850,7 +3869,7 @@ static const struct mv88e6xxx_ops mv88e6097_ops = {
|
|||
.rmu_disable = mv88e6085_g1_rmu_disable,
|
||||
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
||||
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
||||
.phylink_get_caps = mv88e6185_phylink_get_caps,
|
||||
.phylink_get_caps = mv88e6095_phylink_get_caps,
|
||||
.set_max_frame_size = mv88e6185_g1_set_max_frame_size,
|
||||
};
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue