mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-05-24 10:39:52 +00:00
net/mlx5: Add adjphase function to support hardware-only offset control
The adjtime function supports using hardware to set the clock offset when the delta was supported by the hardware. When the delta is not supported by the hardware, the driver handles adjusting the clock. The newly-introduced adjphase function is similar to the adjtime function, except it guarantees that a provided clock offset will be used directly by the hardware to adjust the PTP clock. When the range is not acceptable by the hardware, an error is returned. Signed-off-by: Rahul Rameshbabu <rrameshbabu@nvidia.com> Reviewed-by: Gal Pressman <gal@nvidia.com> Reviewed-by: Tariq Toukan <tariqt@nvidia.com> Signed-off-by: Saeed Mahameed <saeedm@nvidia.com>
This commit is contained in:
parent
d0f332dc96
commit
8e11a68e2e
1 changed files with 9 additions and 0 deletions
|
@ -326,6 +326,14 @@ static int mlx5_ptp_adjtime(struct ptp_clock_info *ptp, s64 delta)
|
|||
return 0;
|
||||
}
|
||||
|
||||
static int mlx5_ptp_adjphase(struct ptp_clock_info *ptp, s32 delta)
|
||||
{
|
||||
if (delta < S16_MIN || delta > S16_MAX)
|
||||
return -ERANGE;
|
||||
|
||||
return mlx5_ptp_adjtime(ptp, delta);
|
||||
}
|
||||
|
||||
static int mlx5_ptp_adjfreq_real_time(struct mlx5_core_dev *mdev, s32 freq)
|
||||
{
|
||||
u32 in[MLX5_ST_SZ_DW(mtutc_reg)] = {};
|
||||
|
@ -688,6 +696,7 @@ static const struct ptp_clock_info mlx5_ptp_clock_info = {
|
|||
.n_pins = 0,
|
||||
.pps = 0,
|
||||
.adjfine = mlx5_ptp_adjfine,
|
||||
.adjphase = mlx5_ptp_adjphase,
|
||||
.adjtime = mlx5_ptp_adjtime,
|
||||
.gettimex64 = mlx5_ptp_gettimex,
|
||||
.settime64 = mlx5_ptp_settime,
|
||||
|
|
Loading…
Add table
Reference in a new issue