mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-08-05 16:54:27 +00:00
phy: qcom-qmp: Move SERDES/PCS START after PHY reset
Driver is currently performing PHY reset after starting SERDES/PCS. As per hardware datasheet reset must be done before starting PHY. Hence, update the sequence. Signed-off-by: Manu Gautam <mgautam@codeaurora.org> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
This commit is contained in:
parent
c6549f0eef
commit
76ddd30089
1 changed files with 3 additions and 3 deletions
|
@ -896,12 +896,12 @@ static int qcom_qmp_phy_init(struct phy *phy)
|
||||||
if (cfg->has_pwrdn_delay)
|
if (cfg->has_pwrdn_delay)
|
||||||
usleep_range(cfg->pwrdn_delay_min, cfg->pwrdn_delay_max);
|
usleep_range(cfg->pwrdn_delay_min, cfg->pwrdn_delay_max);
|
||||||
|
|
||||||
/* start SerDes and Phy-Coding-Sublayer */
|
|
||||||
qphy_setbits(pcs, cfg->regs[QPHY_START_CTRL], cfg->start_ctrl);
|
|
||||||
|
|
||||||
/* Pull PHY out of reset state */
|
/* Pull PHY out of reset state */
|
||||||
qphy_clrbits(pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);
|
qphy_clrbits(pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);
|
||||||
|
|
||||||
|
/* start SerDes and Phy-Coding-Sublayer */
|
||||||
|
qphy_setbits(pcs, cfg->regs[QPHY_START_CTRL], cfg->start_ctrl);
|
||||||
|
|
||||||
status = pcs + cfg->regs[QPHY_PCS_READY_STATUS];
|
status = pcs + cfg->regs[QPHY_PCS_READY_STATUS];
|
||||||
mask = cfg->mask_pcs_ready;
|
mask = cfg->mask_pcs_ready;
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue