public-mirrors/linux
1
0
Fork 0
mirror of git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2025-09-18 22:14:16 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

dt-bindings: display: drop minItems equal to maxItems

Browse source 
minItems, if missing, are implicitly equal to maxItems, so drop
redundant piece to reduce size of code.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Alim Akhtar <alim.akhtar@samsung.com>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Link: https://lore.kernel.org/r/20220825113334.196908-5-krzysztof.kozlowski@linaro.org
Signed-off-by: Rob Herring <robh@kernel.org>
This commit is contained in:
Krzysztof Kozlowski 2022-08-25 14:33:34 +03:00 • committed by Rob Herring
parent 413ec915c0
commit 71667902e5
9 changed files with 0 additions and 13 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
Documentation/devicetree/bindings/display/bridge/fsl,ldb.yaml
View file

@ -25,7 +25,6 @@ properties:
const: ldb
reg:
minItems: 2
maxItems: 2
reg-names:

2
Documentation/devicetree/bindings/display/msm/dsi-controller-main.yaml
View file

@ -66,13 +66,11 @@ properties:
2 DSI links.
assigned-clocks:
minItems: 2
maxItems: 2
description: |
Parents of "byte" and "pixel" for the given platform.
assigned-clock-parents:
minItems: 2
maxItems: 2
description: |
The Byte clock and Pixel clock PLL outputs provided by a DSI PHY block.

2
Documentation/devicetree/bindings/display/msm/dsi-phy-10nm.yaml
View file

@ -37,7 +37,6 @@ properties:
qcom,phy-rescode-offset-top:
$ref: /schemas/types.yaml#/definitions/int8-array
minItems: 5
maxItems: 5
description:
Integer array of offset for pull-up legs rescode for all five lanes.
@ -49,7 +48,6 @@ properties:
qcom,phy-rescode-offset-bot:
$ref: /schemas/types.yaml#/definitions/int8-array
minItems: 5
maxItems: 5
description:
Integer array of offset for pull-down legs rescode for all five lanes.

2
Documentation/devicetree/bindings/display/samsung/samsung,exynos5433-decon.yaml
View file

@ -24,7 +24,6 @@ properties:
- samsung,exynos5433-decon-tv
clocks:
minItems: 11
maxItems: 11
clock-names:
@ -59,7 +58,6 @@ properties:
- const: te
iommus:
minItems: 2
maxItems: 2
iommu-names:

1
Documentation/devicetree/bindings/display/samsung/samsung,exynos5433-mic.yaml
View file

@ -24,7 +24,6 @@ properties:
const: samsung,exynos5433-mic
clocks:
minItems: 2
maxItems: 2
clock-names:

1
Documentation/devicetree/bindings/display/samsung/samsung,exynos7-decon.yaml
View file

@ -22,7 +22,6 @@ properties:
const: samsung,exynos7-decon
clocks:
minItems: 4
maxItems: 4
clock-names:

1
Documentation/devicetree/bindings/display/samsung/samsung,fimd.yaml
View file

@ -27,7 +27,6 @@ properties:
const: 1
clocks:
minItems: 2
maxItems: 2
clock-names:

1
Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-gr3d.yaml
View file

@ -59,7 +59,6 @@ properties:
maxItems: 2
power-domain-names:
minItems: 2
maxItems: 2
allOf:

2
Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-mpe.yaml
View file

@ -42,11 +42,9 @@ properties:
maxItems: 1
interconnects:
minItems: 6
maxItems: 6
interconnect-names:
minItems: 6
maxItems: 6
operating-points-v2: