mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-11-01 09:13:37 +00:00
dt-bindings: clk: sprd: Add bindings for ums512 clock controller
Add a new bindings to describe ums512 clock compatible string. Signed-off-by: Chunyan Zhang <chunyan.zhang@unisoc.com> Signed-off-by: Cixi Geng <cixi.geng1@unisoc.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20220505101433.1575096-2-gengcixi@gmail.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
parent
f2906aa863
commit
6a3a6c7ae0
1 changed files with 71 additions and 0 deletions
71
Documentation/devicetree/bindings/clock/sprd,ums512-clk.yaml
Normal file
71
Documentation/devicetree/bindings/clock/sprd,ums512-clk.yaml
Normal file
|
|
@ -0,0 +1,71 @@
|
||||||
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||||
|
# Copyright 2022 Unisoc Inc.
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: "http://devicetree.org/schemas/clock/sprd,ums512-clk.yaml#"
|
||||||
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
||||||
|
|
||||||
|
title: UMS512 Soc clock controller
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Orson Zhai <orsonzhai@gmail.com>
|
||||||
|
- Baolin Wang <baolin.wang7@gmail.com>
|
||||||
|
- Chunyan Zhang <zhang.lyra@gmail.com>
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
enum:
|
||||||
|
- sprd,ums512-apahb-gate
|
||||||
|
- sprd,ums512-ap-clk
|
||||||
|
- sprd,ums512-aonapb-clk
|
||||||
|
- sprd,ums512-pmu-gate
|
||||||
|
- sprd,ums512-g0-pll
|
||||||
|
- sprd,ums512-g2-pll
|
||||||
|
- sprd,ums512-g3-pll
|
||||||
|
- sprd,ums512-gc-pll
|
||||||
|
- sprd,ums512-aon-gate
|
||||||
|
- sprd,ums512-audcpapb-gate
|
||||||
|
- sprd,ums512-audcpahb-gate
|
||||||
|
- sprd,ums512-gpu-clk
|
||||||
|
- sprd,ums512-mm-clk
|
||||||
|
- sprd,ums512-mm-gate-clk
|
||||||
|
- sprd,ums512-apapb-gate
|
||||||
|
|
||||||
|
"#clock-cells":
|
||||||
|
const: 1
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 4
|
||||||
|
description: |
|
||||||
|
The input parent clock(s) phandle for the clock, only list
|
||||||
|
fixed clocks which are declared in devicetree.
|
||||||
|
|
||||||
|
clock-names:
|
||||||
|
minItems: 1
|
||||||
|
items:
|
||||||
|
- const: ext-26m
|
||||||
|
- const: ext-32k
|
||||||
|
- const: ext-4m
|
||||||
|
- const: rco-100m
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- '#clock-cells'
|
||||||
|
- reg
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
ap_clk: clock-controller@20200000 {
|
||||||
|
compatible = "sprd,ums512-ap-clk";
|
||||||
|
reg = <0x20200000 0x1000>;
|
||||||
|
clocks = <&ext_26m>;
|
||||||
|
clock-names = "ext-26m";
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
|
...
|
||||||
Loading…
Add table
Reference in a new issue