mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-09-18 22:14:16 +00:00
dt-bindings: pinctrl: Convert i.MX7D to json-schema
Convert the i.MX7D pinctrl binding to DT schema format using json-schema Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com> Link: https://lore.kernel.org/r/20220303150653.1903910-1-alexander.stein@ew.tq-group.com Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
This commit is contained in:
parent
94d93c9b74
commit
4764f39e36
2 changed files with 113 additions and 87 deletions
|
|
@ -1,87 +0,0 @@
|
||||||
* Freescale i.MX7 Dual IOMUX Controller
|
|
||||||
|
|
||||||
iMX7D supports two iomuxc controllers, fsl,imx7d-iomuxc controller is similar
|
|
||||||
as previous iMX SoC generation and fsl,imx7d-iomuxc-lpsr which provides low
|
|
||||||
power state retention capabilities on gpios that are part of iomuxc-lpsr
|
|
||||||
(GPIO1_IO7..GPIO1_IO0). While iomuxc-lpsr provides its own set of registers for
|
|
||||||
mux and pad control settings, it shares the input select register from main
|
|
||||||
iomuxc controller for daisy chain settings, the fsl,input-sel property extends
|
|
||||||
fsl,imx-pinctrl driver to support iomuxc-lpsr controller.
|
|
||||||
|
|
||||||
iomuxc_lpsr: iomuxc-lpsr@302c0000 {
|
|
||||||
compatible = "fsl,imx7d-iomuxc-lpsr";
|
|
||||||
reg = <0x302c0000 0x10000>;
|
|
||||||
fsl,input-sel = <&iomuxc>;
|
|
||||||
};
|
|
||||||
|
|
||||||
iomuxc: iomuxc@30330000 {
|
|
||||||
compatible = "fsl,imx7d-iomuxc";
|
|
||||||
reg = <0x30330000 0x10000>;
|
|
||||||
};
|
|
||||||
|
|
||||||
Peripherals using pads from iomuxc-lpsr support low state retention power
|
|
||||||
state, under LPSR mode GPIO's state of pads are retain.
|
|
||||||
|
|
||||||
Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
|
|
||||||
and usage.
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible: "fsl,imx7d-iomuxc" for main IOMUXC controller, or
|
|
||||||
"fsl,imx7d-iomuxc-lpsr" for Low Power State Retention IOMUXC controller.
|
|
||||||
- fsl,pins: each entry consists of 6 integers and represents the mux and config
|
|
||||||
setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
|
|
||||||
input_val> are specified using a PIN_FUNC_ID macro, which can be found in
|
|
||||||
imx7d-pinfunc.h under device tree source folder. The last integer CONFIG is
|
|
||||||
the pad setting value like pull-up on this pin. Please refer to i.MX7 Dual
|
|
||||||
Reference Manual for detailed CONFIG settings.
|
|
||||||
- fsl,input-sel: required property for iomuxc-lpsr controller, this property is
|
|
||||||
a phandle for main iomuxc controller which shares the input select register for
|
|
||||||
daisy chain settings.
|
|
||||||
|
|
||||||
CONFIG bits definition:
|
|
||||||
PAD_CTL_PUS_100K_DOWN (0 << 5)
|
|
||||||
PAD_CTL_PUS_5K_UP (1 << 5)
|
|
||||||
PAD_CTL_PUS_47K_UP (2 << 5)
|
|
||||||
PAD_CTL_PUS_100K_UP (3 << 5)
|
|
||||||
PAD_CTL_PUE (1 << 4)
|
|
||||||
PAD_CTL_HYS (1 << 3)
|
|
||||||
PAD_CTL_SRE_SLOW (1 << 2)
|
|
||||||
PAD_CTL_SRE_FAST (0 << 2)
|
|
||||||
PAD_CTL_DSE_X1 (0 << 0)
|
|
||||||
PAD_CTL_DSE_X4 (1 << 0)
|
|
||||||
PAD_CTL_DSE_X2 (2 << 0)
|
|
||||||
PAD_CTL_DSE_X6 (3 << 0)
|
|
||||||
|
|
||||||
Examples:
|
|
||||||
While iomuxc-lpsr is intended to be used by dedicated peripherals to take
|
|
||||||
advantages of LPSR power mode, is also possible that an IP to use pads from
|
|
||||||
any of the iomux controllers. For example the I2C1 IP can use SCL pad from
|
|
||||||
iomuxc-lpsr controller and SDA pad from iomuxc controller as:
|
|
||||||
|
|
||||||
i2c1: i2c@30a20000 {
|
|
||||||
pinctrl-names = "default";
|
|
||||||
pinctrl-0 = <&pinctrl_i2c1_1>, <&pinctrl_i2c1_2>;
|
|
||||||
};
|
|
||||||
|
|
||||||
iomuxc-lpsr@302c0000 {
|
|
||||||
compatible = "fsl,imx7d-iomuxc-lpsr";
|
|
||||||
reg = <0x302c0000 0x10000>;
|
|
||||||
fsl,input-sel = <&iomuxc>;
|
|
||||||
|
|
||||||
pinctrl_i2c1_1: i2c1grp-1 {
|
|
||||||
fsl,pins = <
|
|
||||||
MX7D_PAD_GPIO1_IO04__I2C1_SCL 0x4000007f
|
|
||||||
>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
iomuxc@30330000 {
|
|
||||||
compatible = "fsl,imx7d-iomuxc";
|
|
||||||
reg = <0x30330000 0x10000>;
|
|
||||||
|
|
||||||
pinctrl_i2c1_2: i2c1grp-2 {
|
|
||||||
fsl,pins = <
|
|
||||||
MX7D_PAD_I2C1_SDA__I2C1_SDA 0x4000007f
|
|
||||||
>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
113
Documentation/devicetree/bindings/pinctrl/fsl,imx7d-pinctrl.yaml
Normal file
113
Documentation/devicetree/bindings/pinctrl/fsl,imx7d-pinctrl.yaml
Normal file
|
|
@ -0,0 +1,113 @@
|
||||||
|
# SPDX-License-Identifier: GPL-2.0
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/pinctrl/fsl,imx7d-pinctrl.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Freescale IMX7D IOMUX Controller
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Dong Aisheng <aisheng.dong@nxp.com>
|
||||||
|
|
||||||
|
description:
|
||||||
|
Please refer to fsl,imx-pinctrl.txt and pinctrl-bindings.txt in this directory
|
||||||
|
for common binding part and usage.
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- enum:
|
||||||
|
- fsl,imx7d-iomuxc
|
||||||
|
- fsl,imx7d-iomuxc-lpsr
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
fsl,input-sel:
|
||||||
|
description:
|
||||||
|
phandle for main iomuxc controller which shares the input select
|
||||||
|
register for daisy chain settings.
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
|
||||||
|
# Client device subnode's properties
|
||||||
|
patternProperties:
|
||||||
|
'grp$':
|
||||||
|
type: object
|
||||||
|
description:
|
||||||
|
Pinctrl node's client devices use subnodes for desired pin configuration.
|
||||||
|
Client device subnodes use below standard properties.
|
||||||
|
|
||||||
|
properties:
|
||||||
|
fsl,pins:
|
||||||
|
description:
|
||||||
|
each entry consists of 6 integers and represents the mux and config
|
||||||
|
setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
|
||||||
|
mux_val input_val> are specified using a PIN_FUNC_ID macro, which can
|
||||||
|
be found in <arch/arm/boot/dts/imx7d-pinfunc.h>. The last integer
|
||||||
|
CONFIG is the pad setting value like pull-up on this pin. Please
|
||||||
|
refer to i.MX7D Reference Manual for detailed CONFIG settings.
|
||||||
|
$ref: /schemas/types.yaml#/definitions/uint32-matrix
|
||||||
|
items:
|
||||||
|
items:
|
||||||
|
- description: |
|
||||||
|
"mux_reg" indicates the offset of mux register.
|
||||||
|
- description: |
|
||||||
|
"conf_reg" indicates the offset of pad configuration register.
|
||||||
|
- description: |
|
||||||
|
"input_reg" indicates the offset of select input register.
|
||||||
|
- description: |
|
||||||
|
"mux_val" indicates the mux value to be applied.
|
||||||
|
- description: |
|
||||||
|
"input_val" indicates the select input value to be applied.
|
||||||
|
- description: |
|
||||||
|
"pad_setting" indicates the pad configuration value to be applied.
|
||||||
|
|
||||||
|
required:
|
||||||
|
- fsl,pins
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
allOf:
|
||||||
|
- $ref: "pinctrl.yaml#"
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
|
||||||
|
if:
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
contains:
|
||||||
|
enum:
|
||||||
|
- fsl,imx7d-iomuxc-lpsr
|
||||||
|
|
||||||
|
then:
|
||||||
|
required:
|
||||||
|
- fsl,input-sel
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
iomuxc: pinctrl@30330000 {
|
||||||
|
compatible = "fsl,imx7d-iomuxc";
|
||||||
|
reg = <0x30330000 0x10000>;
|
||||||
|
|
||||||
|
pinctrl_uart5: uart5grp {
|
||||||
|
fsl,pins =
|
||||||
|
<0x0160 0x03D0 0x0714 0x1 0x0 0x7e>,
|
||||||
|
<0x0164 0x03D4 0x0000 0x1 0x0 0x76>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
- |
|
||||||
|
iomuxc_lpsr: pinctrl@302c0000 {
|
||||||
|
compatible = "fsl,imx7d-iomuxc-lpsr";
|
||||||
|
reg = <0x302c0000 0x10000>;
|
||||||
|
fsl,input-sel = <&iomuxc>;
|
||||||
|
|
||||||
|
pinctrl_gpio_lpsr: gpio1-grp {
|
||||||
|
fsl,pins =
|
||||||
|
<0x0008 0x0038 0x0000 0x0 0x0 0x59>,
|
||||||
|
<0x000C 0x003C 0x0000 0x0 0x0 0x59>;
|
||||||
|
};
|
||||||
|
};
|
||||||
Loading…
Add table
Reference in a new issue