2020-12-10 00:06:03 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
|
|
|
|
/*
|
|
|
|
* Copyright (C) 2013-2015 Intel Mobile Communications GmbH
|
2024-04-16 13:54:06 +03:00
|
|
|
* Copyright (C) 2013-2014, 2018-2024 Intel Corporation
|
2020-12-10 00:06:03 +02:00
|
|
|
* Copyright (C) 2015 Intel Deutschland GmbH
|
|
|
|
*/
|
2013-06-14 13:36:21 +02:00
|
|
|
#ifndef __MVM_CONSTANTS_H
|
|
|
|
#define __MVM_CONSTANTS_H
|
|
|
|
|
2014-08-06 10:52:27 +03:00
|
|
|
#include <linux/ieee80211.h>
|
2018-12-05 11:33:34 +01:00
|
|
|
#include "fw-api.h"
|
2014-08-06 10:52:27 +03:00
|
|
|
|
2014-11-11 12:57:03 +01:00
|
|
|
#define IWL_MVM_UAPSD_NOAGG_BSSIDS_NUM 20
|
2024-01-31 22:56:32 +02:00
|
|
|
#define IWL_MVM_BT_COEX_DISABLE_ESR_THRESH 69
|
|
|
|
#define IWL_MVM_BT_COEX_ENABLE_ESR_THRESH 63
|
|
|
|
#define IWL_MVM_BT_COEX_WIFI_LOSS_THRESH 0
|
2024-05-05 09:19:46 +03:00
|
|
|
#define IWL_MVM_TRIGGER_LINK_SEL_TIME_SEC 30
|
2024-05-05 09:19:50 +03:00
|
|
|
#define IWL_MVM_TPT_COUNT_WINDOW_SEC 5
|
2014-11-11 12:57:03 +01:00
|
|
|
|
2013-06-14 13:36:21 +02:00
|
|
|
#define IWL_MVM_DEFAULT_PS_TX_DATA_TIMEOUT (100 * USEC_PER_MSEC)
|
|
|
|
#define IWL_MVM_DEFAULT_PS_RX_DATA_TIMEOUT (100 * USEC_PER_MSEC)
|
|
|
|
#define IWL_MVM_WOWLAN_PS_TX_DATA_TIMEOUT (10 * USEC_PER_MSEC)
|
|
|
|
#define IWL_MVM_WOWLAN_PS_RX_DATA_TIMEOUT (10 * USEC_PER_MSEC)
|
2015-10-06 14:07:44 +02:00
|
|
|
#define IWL_MVM_SHORT_PS_TX_DATA_TIMEOUT (2 * 1024) /* defined in TU */
|
|
|
|
#define IWL_MVM_SHORT_PS_RX_DATA_TIMEOUT (40 * 1024) /* defined in TU */
|
|
|
|
#define IWL_MVM_P2P_LOWLATENCY_PS_ENABLE 0
|
2013-04-07 14:08:59 +03:00
|
|
|
#define IWL_MVM_UAPSD_RX_DATA_TIMEOUT (50 * USEC_PER_MSEC)
|
|
|
|
#define IWL_MVM_UAPSD_TX_DATA_TIMEOUT (50 * USEC_PER_MSEC)
|
2014-08-06 10:52:27 +03:00
|
|
|
#define IWL_MVM_UAPSD_QUEUES (IEEE80211_WMM_IE_STA_QOSINFO_AC_VO |\
|
|
|
|
IEEE80211_WMM_IE_STA_QOSINFO_AC_VI |\
|
|
|
|
IEEE80211_WMM_IE_STA_QOSINFO_AC_BK |\
|
|
|
|
IEEE80211_WMM_IE_STA_QOSINFO_AC_BE)
|
2013-04-07 14:08:59 +03:00
|
|
|
#define IWL_MVM_PS_HEAVY_TX_THLD_PACKETS 20
|
2013-08-18 16:22:52 +03:00
|
|
|
#define IWL_MVM_PS_HEAVY_RX_THLD_PACKETS 8
|
|
|
|
#define IWL_MVM_PS_SNOOZE_HEAVY_TX_THLD_PACKETS 30
|
|
|
|
#define IWL_MVM_PS_SNOOZE_HEAVY_RX_THLD_PACKETS 20
|
2013-04-07 14:08:59 +03:00
|
|
|
#define IWL_MVM_PS_HEAVY_TX_THLD_PERCENT 50
|
|
|
|
#define IWL_MVM_PS_HEAVY_RX_THLD_PERCENT 50
|
2013-08-04 17:52:23 +03:00
|
|
|
#define IWL_MVM_PS_SNOOZE_INTERVAL 25
|
|
|
|
#define IWL_MVM_PS_SNOOZE_WINDOW 50
|
|
|
|
#define IWL_MVM_WOWLAN_PS_SNOOZE_WINDOW 25
|
2013-12-18 15:56:28 +01:00
|
|
|
#define IWL_MVM_LOWLAT_QUOTA_MIN_PERCENT 64
|
2014-05-27 22:54:18 +03:00
|
|
|
#define IWL_MVM_BT_COEX_EN_RED_TXP_THRESH 62
|
|
|
|
#define IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH 65
|
2014-01-27 12:12:50 +02:00
|
|
|
#define IWL_MVM_BT_COEX_SYNC2SCO 1
|
2014-03-16 21:55:43 +02:00
|
|
|
#define IWL_MVM_BT_COEX_MPLUT 1
|
2014-11-03 11:43:15 +02:00
|
|
|
#define IWL_MVM_BT_COEX_RRC 1
|
|
|
|
#define IWL_MVM_BT_COEX_TTC 1
|
2015-01-13 13:56:26 +02:00
|
|
|
#define IWL_MVM_BT_COEX_MPLUT_REG0 0x22002200
|
2014-11-25 13:27:01 +02:00
|
|
|
#define IWL_MVM_BT_COEX_MPLUT_REG1 0x11118451
|
2014-10-15 11:27:16 +03:00
|
|
|
#define IWL_MVM_BT_COEX_ANTENNA_COUPLING_THRS 30
|
2014-08-04 13:55:01 +03:00
|
|
|
#define IWL_MVM_FW_MCAST_FILTER_PASS_ALL 0
|
2014-10-15 11:27:16 +03:00
|
|
|
#define IWL_MVM_FW_BCAST_FILTER_PASS_ALL 0
|
2015-02-02 13:22:27 +01:00
|
|
|
#define IWL_MVM_QUOTA_THRESHOLD 4
|
2014-08-13 00:31:13 +03:00
|
|
|
#define IWL_MVM_RS_RSSI_BASED_INIT_RATE 0
|
2015-09-19 23:48:45 +03:00
|
|
|
#define IWL_MVM_RS_80_20_FAR_RANGE_TWEAK 1
|
2015-06-02 18:06:16 +03:00
|
|
|
#define IWL_MVM_TOF_IS_RESPONDER 0
|
2016-04-03 10:19:16 +03:00
|
|
|
#define IWL_MVM_HW_CSUM_DISABLE 0
|
2017-03-06 11:13:02 +02:00
|
|
|
#define IWL_MVM_PARSE_NVM 0
|
2017-03-30 16:34:51 +03:00
|
|
|
#define IWL_MVM_ADWELL_ENABLE 1
|
|
|
|
#define IWL_MVM_ADWELL_MAX_BUDGET 0
|
2018-04-12 16:15:07 +03:00
|
|
|
#define IWL_MVM_TCM_LOAD_MEDIUM_THRESH 10 /* percentage */
|
|
|
|
#define IWL_MVM_TCM_LOAD_HIGH_THRESH 50 /* percentage */
|
|
|
|
#define IWL_MVM_TCM_LOWLAT_ENABLE_THRESH 100 /* packets/10 seconds */
|
2014-11-11 12:57:03 +01:00
|
|
|
#define IWL_MVM_UAPSD_NONAGG_PERIOD 5000 /* msecs */
|
|
|
|
#define IWL_MVM_UAPSD_NOAGG_LIST_LEN IWL_MVM_UAPSD_NOAGG_BSSIDS_NUM
|
2019-01-29 11:53:03 +02:00
|
|
|
#define IWL_MVM_NON_TRANSMITTING_AP 0
|
2023-09-13 14:56:50 +03:00
|
|
|
#define IWL_MVM_CONN_LISTEN_INTERVAL 10
|
2014-12-17 15:38:58 +02:00
|
|
|
#define IWL_MVM_RS_NUM_TRY_BEFORE_ANT_TOGGLE 1
|
|
|
|
#define IWL_MVM_RS_HT_VHT_RETRIES_PER_RATE 2
|
|
|
|
#define IWL_MVM_RS_HT_VHT_RETRIES_PER_RATE_TW 1
|
|
|
|
#define IWL_MVM_RS_INITIAL_MIMO_NUM_RATES 3
|
|
|
|
#define IWL_MVM_RS_INITIAL_SISO_NUM_RATES 3
|
2014-12-28 22:12:38 +02:00
|
|
|
#define IWL_MVM_RS_INITIAL_LEGACY_NUM_RATES 2
|
|
|
|
#define IWL_MVM_RS_INITIAL_LEGACY_RETRIES 2
|
|
|
|
#define IWL_MVM_RS_SECONDARY_LEGACY_RETRIES 1
|
2014-12-17 15:38:58 +02:00
|
|
|
#define IWL_MVM_RS_SECONDARY_LEGACY_NUM_RATES 16
|
|
|
|
#define IWL_MVM_RS_SECONDARY_SISO_NUM_RATES 3
|
|
|
|
#define IWL_MVM_RS_SECONDARY_SISO_RETRIES 1
|
|
|
|
#define IWL_MVM_RS_RATE_MIN_FAILURE_TH 3
|
|
|
|
#define IWL_MVM_RS_RATE_MIN_SUCCESS_TH 8
|
|
|
|
#define IWL_MVM_RS_STAY_IN_COLUMN_TIMEOUT 5 /* Seconds */
|
|
|
|
#define IWL_MVM_RS_IDLE_TIMEOUT 5 /* Seconds */
|
|
|
|
#define IWL_MVM_RS_MISSED_RATE_MAX 15
|
|
|
|
#define IWL_MVM_RS_LEGACY_FAILURE_LIMIT 160
|
|
|
|
#define IWL_MVM_RS_LEGACY_SUCCESS_LIMIT 480
|
|
|
|
#define IWL_MVM_RS_LEGACY_TABLE_COUNT 160
|
|
|
|
#define IWL_MVM_RS_NON_LEGACY_FAILURE_LIMIT 400
|
|
|
|
#define IWL_MVM_RS_NON_LEGACY_SUCCESS_LIMIT 4500
|
|
|
|
#define IWL_MVM_RS_NON_LEGACY_TABLE_COUNT 1500
|
|
|
|
#define IWL_MVM_RS_SR_FORCE_DECREASE 15 /* percent */
|
|
|
|
#define IWL_MVM_RS_SR_NO_DECREASE 85 /* percent */
|
|
|
|
#define IWL_MVM_RS_AGG_TIME_LIMIT 4000 /* 4 msecs. valid 100-8000 */
|
|
|
|
#define IWL_MVM_RS_AGG_DISABLE_START 3
|
2017-08-15 12:27:01 +03:00
|
|
|
#define IWL_MVM_RS_AGG_START_THRESHOLD 10 /* num frames per second */
|
2014-12-17 15:38:58 +02:00
|
|
|
#define IWL_MVM_RS_TPC_SR_FORCE_INCREASE 75 /* percent */
|
|
|
|
#define IWL_MVM_RS_TPC_SR_NO_INCREASE 85 /* percent */
|
|
|
|
#define IWL_MVM_RS_TPC_TX_POWER_STEP 3
|
2017-06-14 13:53:44 +03:00
|
|
|
#define IWL_MVM_ENABLE_EBS 1
|
2018-12-05 11:33:34 +01:00
|
|
|
#define IWL_MVM_FTM_INITIATOR_ALGO IWL_TOF_ALGO_TYPE_MAX_LIKE
|
|
|
|
#define IWL_MVM_FTM_INITIATOR_DYNACK true
|
2021-08-26 22:47:37 +03:00
|
|
|
#define IWL_MVM_FTM_LMR_FEEDBACK_TERMINATE false
|
2021-03-30 16:24:59 +03:00
|
|
|
#define IWL_MVM_FTM_R2I_MAX_REP 7
|
|
|
|
#define IWL_MVM_FTM_I2R_MAX_REP 7
|
|
|
|
#define IWL_MVM_FTM_R2I_MAX_STS 1
|
|
|
|
#define IWL_MVM_FTM_I2R_MAX_STS 1
|
|
|
|
#define IWL_MVM_FTM_R2I_MAX_TOTAL_LTF 3
|
|
|
|
#define IWL_MVM_FTM_I2R_MAX_TOTAL_LTF 3
|
|
|
|
#define IWL_MVM_FTM_INITIATOR_SECURE_LTF false
|
2021-03-30 16:25:00 +03:00
|
|
|
#define IWL_MVM_FTM_RESP_NDP_SUPPORT true
|
|
|
|
#define IWL_MVM_FTM_RESP_LMR_FEEDBACK_SUPPORT true
|
2021-08-26 22:47:37 +03:00
|
|
|
#define IWL_MVM_FTM_NON_TB_MIN_TIME_BETWEEN_MSR 5
|
|
|
|
#define IWL_MVM_FTM_NON_TB_MAX_TIME_BETWEEN_MSR 1000
|
2019-01-01 17:38:32 +02:00
|
|
|
#define IWL_MVM_D3_DEBUG false
|
2020-09-28 09:35:38 +03:00
|
|
|
#define IWL_MVM_USE_TWT true
|
2021-12-19 12:18:12 +02:00
|
|
|
#define IWL_MVM_AMPDU_CONSEC_DROPS_DELBA 20
|
2019-12-03 10:08:49 +02:00
|
|
|
#define IWL_MVM_USE_NSSN_SYNC 0
|
2020-09-30 16:31:12 +03:00
|
|
|
#define IWL_MVM_FTM_INITIATOR_ENABLE_SMOOTH false
|
|
|
|
#define IWL_MVM_FTM_INITIATOR_SMOOTH_ALPHA 40
|
|
|
|
/* 20016 pSec is 6 meter RTT, meaning 3 meter range */
|
|
|
|
#define IWL_MVM_FTM_INITIATOR_SMOOTH_UNDERSHOOT 20016
|
|
|
|
#define IWL_MVM_FTM_INITIATOR_SMOOTH_OVERSHOOT 20016
|
|
|
|
#define IWL_MVM_FTM_INITIATOR_SMOOTH_AGE_SEC 2
|
2020-12-10 00:06:57 +02:00
|
|
|
#define IWL_MVM_DISABLE_AP_FILS false
|
2021-03-31 12:14:46 +03:00
|
|
|
#define IWL_MVM_6GHZ_PASSIVE_SCAN_TIMEOUT 3000 /* in seconds */
|
|
|
|
#define IWL_MVM_6GHZ_PASSIVE_SCAN_ASSOC_TIMEOUT 60 /* in seconds */
|
2023-10-04 12:36:27 +03:00
|
|
|
#define IWL_MVM_AUTO_EML_ENABLE true
|
2024-04-16 13:54:06 +03:00
|
|
|
#define IWL_MVM_MISSED_BEACONS_EXIT_ESR_THRESH 7
|
2013-06-14 13:36:21 +02:00
|
|
|
|
2024-04-16 13:54:11 +03:00
|
|
|
#define IWL_MVM_HIGH_RSSI_THRESH_20MHZ -67
|
|
|
|
#define IWL_MVM_LOW_RSSI_THRESH_20MHZ -71
|
|
|
|
#define IWL_MVM_HIGH_RSSI_THRESH_40MHZ -64
|
|
|
|
#define IWL_MVM_LOW_RSSI_THRESH_40MHZ -67
|
|
|
|
#define IWL_MVM_HIGH_RSSI_THRESH_80MHZ -61
|
|
|
|
#define IWL_MVM_LOW_RSSI_THRESH_80MHZ -74
|
|
|
|
#define IWL_MVM_HIGH_RSSI_THRESH_160MHZ -58
|
|
|
|
#define IWL_MVM_LOW_RSSI_THRESH_160MHZ -61
|
|
|
|
|
2024-05-05 09:19:50 +03:00
|
|
|
#define IWL_MVM_ENTER_ESR_TPT_THRESH 400
|
2013-06-14 13:36:21 +02:00
|
|
|
#endif /* __MVM_CONSTANTS_H */
|