2016-05-23 15:44:26 -07:00
|
|
|
/*
|
|
|
|
* GXBB clock tree IDs
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __GXBB_CLKC_H
|
|
|
|
#define __GXBB_CLKC_H
|
|
|
|
|
|
|
|
#define CLKID_CPUCLK 1
|
2016-08-22 14:49:37 +02:00
|
|
|
#define CLKID_HDMI_PLL 2
|
2016-08-02 14:40:11 -07:00
|
|
|
#define CLKID_FCLK_DIV2 4
|
2016-08-22 14:49:37 +02:00
|
|
|
#define CLKID_FCLK_DIV3 5
|
|
|
|
#define CLKID_FCLK_DIV4 6
|
2016-05-23 15:44:26 -07:00
|
|
|
#define CLKID_CLK81 12
|
2016-09-06 23:38:44 +02:00
|
|
|
#define CLKID_MPLL2 15
|
2016-09-07 17:13:39 +02:00
|
|
|
#define CLKID_SPI 34
|
2016-09-14 12:06:05 +02:00
|
|
|
#define CLKID_I2C 22
|
2016-05-23 15:44:26 -07:00
|
|
|
#define CLKID_ETH 36
|
2016-09-04 23:31:46 +02:00
|
|
|
#define CLKID_USB0 50
|
|
|
|
#define CLKID_USB1 51
|
|
|
|
#define CLKID_USB 55
|
|
|
|
#define CLKID_USB1_DDR_BRIDGE 64
|
|
|
|
#define CLKID_USB0_DDR_BRIDGE 65
|
2016-09-14 12:06:05 +02:00
|
|
|
#define CLKID_AO_I2C 93
|
2016-08-02 14:40:11 -07:00
|
|
|
#define CLKID_SD_EMMC_A 94
|
|
|
|
#define CLKID_SD_EMMC_B 95
|
|
|
|
#define CLKID_SD_EMMC_C 96
|
2016-05-23 15:44:26 -07:00
|
|
|
|
|
|
|
#endif /* __GXBB_CLKC_H */
|