2018-09-07 02:13:29 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0
|
|
|
|
*
|
2012-12-15 23:50:44 +01:00
|
|
|
* SuperH Pin Function Controller support.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Renesas Solutions Corp.
|
|
|
|
*/
|
|
|
|
#ifndef __SH_PFC_CORE_H__
|
|
|
|
#define __SH_PFC_CORE_H__
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
2012-12-15 23:51:55 +01:00
|
|
|
#include "sh_pfc.h"
|
|
|
|
|
2013-07-15 18:38:30 +02:00
|
|
|
struct sh_pfc_pin_range {
|
|
|
|
u16 start;
|
|
|
|
u16 end;
|
|
|
|
};
|
|
|
|
|
2012-12-15 23:50:44 +01:00
|
|
|
int sh_pfc_register_gpiochip(struct sh_pfc *pfc);
|
|
|
|
|
|
|
|
int sh_pfc_register_pinctrl(struct sh_pfc *pfc);
|
|
|
|
|
2015-03-12 11:09:14 +01:00
|
|
|
u32 sh_pfc_read_raw_reg(void __iomem *mapped_reg, unsigned int reg_width);
|
|
|
|
void sh_pfc_write_raw_reg(void __iomem *mapped_reg, unsigned int reg_width,
|
2015-02-27 18:38:04 +01:00
|
|
|
u32 data);
|
2017-09-29 11:03:11 +02:00
|
|
|
u32 sh_pfc_read(struct sh_pfc *pfc, u32 reg);
|
|
|
|
void sh_pfc_write(struct sh_pfc *pfc, u32 reg, u32 data);
|
2013-02-15 02:04:55 +01:00
|
|
|
|
2013-03-08 17:43:54 +01:00
|
|
|
int sh_pfc_get_pin_index(struct sh_pfc *pfc, unsigned int pin);
|
2013-03-10 15:29:14 +01:00
|
|
|
int sh_pfc_config_mux(struct sh_pfc *pfc, unsigned mark, int pinmux_type);
|
2012-12-15 23:50:44 +01:00
|
|
|
|
2017-09-29 15:44:38 +02:00
|
|
|
const struct pinmux_bias_reg *
|
|
|
|
sh_pfc_pin_to_bias_reg(const struct sh_pfc *pfc, unsigned int pin,
|
|
|
|
unsigned int *bit);
|
2016-11-12 17:04:25 +01:00
|
|
|
|
2020-10-28 16:16:34 +01:00
|
|
|
unsigned int rcar_pinmux_get_bias(struct sh_pfc *pfc, unsigned int pin);
|
|
|
|
void rcar_pinmux_set_bias(struct sh_pfc *pfc, unsigned int pin,
|
|
|
|
unsigned int bias);
|
|
|
|
|
2012-12-15 23:50:44 +01:00
|
|
|
#endif /* __SH_PFC_CORE_H__ */
|