2019-06-03 07:44:50 +02:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2013-12-01 12:12:54 -05:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2013 Red Hat
|
|
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "hdmi.h"
|
|
|
|
|
|
|
|
static void hdmi_phy_8x74_powerup(struct hdmi_phy *phy,
|
|
|
|
unsigned long int pixclock)
|
|
|
|
{
|
2016-02-25 11:22:41 +05:30
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_ANA_CFG0, 0x1b);
|
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_ANA_CFG1, 0xf2);
|
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_CFG0, 0x0);
|
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN0, 0x0);
|
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN1, 0x0);
|
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN2, 0x0);
|
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN3, 0x0);
|
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_PD_CTRL1, 0x20);
|
2013-12-01 12:12:54 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
static void hdmi_phy_8x74_powerdown(struct hdmi_phy *phy)
|
|
|
|
{
|
2016-02-25 11:22:41 +05:30
|
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_PD_CTRL0, 0x7f);
|
2013-12-01 12:12:54 -05:00
|
|
|
}
|
|
|
|
|
2016-02-25 11:22:38 +05:30
|
|
|
static const char * const hdmi_phy_8x74_reg_names[] = {
|
|
|
|
"core-vdda",
|
|
|
|
"vddio",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const char * const hdmi_phy_8x74_clk_names[] = {
|
2017-10-16 16:56:28 -04:00
|
|
|
"iface", "alt_iface"
|
2016-02-25 11:22:38 +05:30
|
|
|
};
|
|
|
|
|
2016-02-22 22:08:35 +01:00
|
|
|
const struct hdmi_phy_cfg msm_hdmi_phy_8x74_cfg = {
|
2016-02-25 11:22:38 +05:30
|
|
|
.type = MSM_HDMI_PHY_8x74,
|
|
|
|
.powerup = hdmi_phy_8x74_powerup,
|
|
|
|
.powerdown = hdmi_phy_8x74_powerdown,
|
|
|
|
.reg_names = hdmi_phy_8x74_reg_names,
|
|
|
|
.num_regs = ARRAY_SIZE(hdmi_phy_8x74_reg_names),
|
|
|
|
.clk_names = hdmi_phy_8x74_clk_names,
|
|
|
|
.num_clks = ARRAY_SIZE(hdmi_phy_8x74_clk_names),
|
|
|
|
};
|