2019-05-27 08:55:21 +02:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2015-04-23 10:35:40 +02:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/mfd/syscon.h>
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
|
#include <linux/of.h>
|
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
|
#include <linux/regmap.h>
|
|
|
|
|
#include <linux/slab.h>
|
|
|
|
|
|
2022-05-23 17:33:28 +08:00
|
|
|
#include "reset.h"
|
2015-04-23 10:35:40 +02:00
|
|
|
|
2022-05-23 17:33:31 +08:00
|
|
|
static int mtk_reset_update(struct reset_controller_dev *rcdev,
|
|
|
|
|
unsigned long id, bool deassert)
|
2019-07-26 15:01:35 +08:00
|
|
|
{
|
|
|
|
|
struct mtk_reset *data = container_of(rcdev, struct mtk_reset, rcdev);
|
2022-05-23 17:33:31 +08:00
|
|
|
unsigned int val = deassert ? 0 : ~0;
|
2019-07-26 15:01:35 +08:00
|
|
|
|
2022-05-23 17:33:30 +08:00
|
|
|
return regmap_update_bits(data->regmap,
|
|
|
|
|
data->regofs + ((id / 32) << 2),
|
2022-05-23 17:33:31 +08:00
|
|
|
BIT(id % 32), val);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mtk_reset_assert(struct reset_controller_dev *rcdev,
|
|
|
|
|
unsigned long id)
|
|
|
|
|
{
|
|
|
|
|
return mtk_reset_update(rcdev, id, false);
|
2019-07-26 15:01:35 +08:00
|
|
|
}
|
|
|
|
|
|
2022-05-23 17:33:30 +08:00
|
|
|
static int mtk_reset_deassert(struct reset_controller_dev *rcdev,
|
|
|
|
|
unsigned long id)
|
2019-07-26 15:01:35 +08:00
|
|
|
{
|
2022-05-23 17:33:31 +08:00
|
|
|
return mtk_reset_update(rcdev, id, true);
|
2019-07-26 15:01:35 +08:00
|
|
|
}
|
|
|
|
|
|
2022-05-23 17:33:30 +08:00
|
|
|
static int mtk_reset(struct reset_controller_dev *rcdev, unsigned long id)
|
2015-04-23 10:35:40 +02:00
|
|
|
{
|
2022-05-23 17:33:30 +08:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
ret = mtk_reset_assert(rcdev, id);
|
|
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
2015-04-23 10:35:40 +02:00
|
|
|
|
2022-05-23 17:33:30 +08:00
|
|
|
return mtk_reset_deassert(rcdev, id);
|
2015-04-23 10:35:40 +02:00
|
|
|
}
|
|
|
|
|
|
2022-05-23 17:33:31 +08:00
|
|
|
static int mtk_reset_update_set_clr(struct reset_controller_dev *rcdev,
|
|
|
|
|
unsigned long id, bool deassert)
|
2015-04-23 10:35:40 +02:00
|
|
|
{
|
|
|
|
|
struct mtk_reset *data = container_of(rcdev, struct mtk_reset, rcdev);
|
2022-05-23 17:33:31 +08:00
|
|
|
unsigned int deassert_ofs = deassert ? 0x4 : 0;
|
2015-04-23 10:35:40 +02:00
|
|
|
|
2022-05-23 17:33:30 +08:00
|
|
|
return regmap_write(data->regmap,
|
2022-05-23 17:33:31 +08:00
|
|
|
data->regofs + ((id / 32) << 4) + deassert_ofs,
|
2022-05-23 17:33:30 +08:00
|
|
|
BIT(id % 32));
|
2015-04-23 10:35:40 +02:00
|
|
|
}
|
|
|
|
|
|
2022-05-23 17:33:31 +08:00
|
|
|
static int mtk_reset_assert_set_clr(struct reset_controller_dev *rcdev,
|
|
|
|
|
unsigned long id)
|
|
|
|
|
{
|
|
|
|
|
return mtk_reset_update_set_clr(rcdev, id, false);
|
|
|
|
|
}
|
|
|
|
|
|
2022-05-23 17:33:30 +08:00
|
|
|
static int mtk_reset_deassert_set_clr(struct reset_controller_dev *rcdev,
|
|
|
|
|
unsigned long id)
|
2015-04-23 10:35:40 +02:00
|
|
|
{
|
2022-05-23 17:33:31 +08:00
|
|
|
return mtk_reset_update_set_clr(rcdev, id, true);
|
2015-04-23 10:35:40 +02:00
|
|
|
}
|
|
|
|
|
|
2019-07-26 15:01:35 +08:00
|
|
|
static int mtk_reset_set_clr(struct reset_controller_dev *rcdev,
|
2022-05-23 17:33:30 +08:00
|
|
|
unsigned long id)
|
2019-07-26 15:01:35 +08:00
|
|
|
{
|
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
ret = mtk_reset_assert_set_clr(rcdev, id);
|
|
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
return mtk_reset_deassert_set_clr(rcdev, id);
|
|
|
|
|
}
|
|
|
|
|
|
2016-02-25 10:45:06 +01:00
|
|
|
static const struct reset_control_ops mtk_reset_ops = {
|
2015-04-23 10:35:40 +02:00
|
|
|
.assert = mtk_reset_assert,
|
|
|
|
|
.deassert = mtk_reset_deassert,
|
|
|
|
|
.reset = mtk_reset,
|
|
|
|
|
};
|
|
|
|
|
|
2019-07-26 15:01:35 +08:00
|
|
|
static const struct reset_control_ops mtk_reset_ops_set_clr = {
|
|
|
|
|
.assert = mtk_reset_assert_set_clr,
|
|
|
|
|
.deassert = mtk_reset_deassert_set_clr,
|
|
|
|
|
.reset = mtk_reset_set_clr,
|
|
|
|
|
};
|
|
|
|
|
|
2022-05-23 17:33:32 +08:00
|
|
|
void mtk_register_reset_controller(struct device_node *np,
|
|
|
|
|
u32 rst_bank_nr, u16 reg_ofs,
|
|
|
|
|
enum mtk_reset_version version)
|
2015-04-23 10:35:40 +02:00
|
|
|
{
|
|
|
|
|
struct mtk_reset *data;
|
|
|
|
|
int ret;
|
|
|
|
|
struct regmap *regmap;
|
2022-05-23 17:33:32 +08:00
|
|
|
const struct reset_control_ops *rcops = NULL;
|
|
|
|
|
|
|
|
|
|
switch (version) {
|
|
|
|
|
case MTK_RST_SIMPLE:
|
|
|
|
|
rcops = &mtk_reset_ops;
|
|
|
|
|
break;
|
|
|
|
|
case MTK_RST_SET_CLR:
|
|
|
|
|
rcops = &mtk_reset_ops_set_clr;
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
pr_err("Unknown reset version %d\n", version);
|
|
|
|
|
return;
|
|
|
|
|
}
|
2015-04-23 10:35:40 +02:00
|
|
|
|
2021-07-26 18:57:03 +08:00
|
|
|
regmap = device_node_to_regmap(np);
|
2015-04-23 10:35:40 +02:00
|
|
|
if (IS_ERR(regmap)) {
|
2022-02-08 20:40:04 +08:00
|
|
|
pr_err("Cannot find regmap for %pOF: %pe\n", np, regmap);
|
2015-04-23 10:35:40 +02:00
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
data = kzalloc(sizeof(*data), GFP_KERNEL);
|
|
|
|
|
if (!data)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
data->regmap = regmap;
|
2022-05-23 17:33:32 +08:00
|
|
|
data->regofs = reg_ofs;
|
2015-04-23 10:35:40 +02:00
|
|
|
data->rcdev.owner = THIS_MODULE;
|
2022-05-23 17:33:32 +08:00
|
|
|
data->rcdev.nr_resets = rst_bank_nr * 32;
|
|
|
|
|
data->rcdev.ops = rcops;
|
2015-04-23 10:35:40 +02:00
|
|
|
data->rcdev.of_node = np;
|
|
|
|
|
|
|
|
|
|
ret = reset_controller_register(&data->rcdev);
|
|
|
|
|
if (ret) {
|
|
|
|
|
pr_err("could not register reset controller: %d\n", ret);
|
|
|
|
|
kfree(data);
|
|
|
|
|
}
|
|
|
|
|
}
|
2019-07-26 15:01:35 +08:00
|
|
|
|
2021-09-02 06:25:25 +08:00
|
|
|
MODULE_LICENSE("GPL");
|