2023-02-08 20:00:13 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
/*
|
|
|
|
* Copyright (c) 2023, Linaro Limited
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef QCOM_PHY_QMP_PCS_PCIE_V6_H_
|
|
|
|
#define QCOM_PHY_QMP_PCS_PCIE_V6_H_
|
|
|
|
|
|
|
|
/* Only for QMP V6 PHY - PCIE have different offsets than V5 */
|
2023-12-28 13:42:37 +08:00
|
|
|
#define QPHY_PCIE_V6_PCS_PCIE_EQ_CONFIG1 0xa4
|
|
|
|
#define QPHY_PCIE_V6_PCS_PCIE_RXEQEVAL_TIME 0xf4
|
2023-02-08 20:00:13 +02:00
|
|
|
#define QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG2 0x0c
|
|
|
|
#define QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG4 0x14
|
|
|
|
#define QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x20
|
|
|
|
#define QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS 0x94
|
|
|
|
|
2024-10-21 13:33:11 +03:00
|
|
|
#define QPHY_PCIE_V6_PCS_LANE1_INSIG_SW_CTRL2 0x024
|
|
|
|
#define QPHY_PCIE_V6_PCS_LANE1_INSIG_MX_CTRL2 0x028
|
|
|
|
|
2023-02-08 20:00:13 +02:00
|
|
|
#endif
|