2019-05-29 07:18:05 -07:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2009-10-14 15:13:45 -07:00
|
|
|
/*******************************************************************************
|
|
|
|
|
STMMAC Common Header File
|
|
|
|
|
|
|
|
|
|
Copyright (C) 2007-2009 STMicroelectronics Ltd
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
|
|
|
|
|
*******************************************************************************/
|
|
|
|
|
|
2012-08-22 21:28:18 +00:00
|
|
|
#ifndef __COMMON_H__
|
|
|
|
|
#define __COMMON_H__
|
|
|
|
|
|
2011-12-21 03:58:19 +00:00
|
|
|
#include <linux/etherdevice.h>
|
2010-01-06 23:07:21 +00:00
|
|
|
#include <linux/netdevice.h>
|
2016-02-29 14:27:28 +01:00
|
|
|
#include <linux/stmmac.h>
|
2011-12-21 03:58:19 +00:00
|
|
|
#include <linux/phy.h>
|
2020-08-27 04:00:28 +02:00
|
|
|
#include <linux/pcs/pcs-xpcs.h>
|
2011-12-21 03:58:19 +00:00
|
|
|
#include <linux/module.h>
|
2016-09-12 10:03:44 -04:00
|
|
|
#if IS_ENABLED(CONFIG_VLAN_8021Q)
|
2010-04-13 20:21:16 +00:00
|
|
|
#define STMMAC_VLAN_TAG_USED
|
|
|
|
|
#include <linux/if_vlan.h>
|
|
|
|
|
#endif
|
|
|
|
|
|
2010-04-13 20:21:12 +00:00
|
|
|
#include "descs.h"
|
2018-04-16 16:08:12 +01:00
|
|
|
#include "hwif.h"
|
2011-09-01 21:51:38 +00:00
|
|
|
#include "mmc.h"
|
2010-04-13 20:21:12 +00:00
|
|
|
|
2012-11-25 23:10:43 +00:00
|
|
|
/* Synopsys Core versions */
|
2018-08-08 09:04:29 +01:00
|
|
|
#define DWMAC_CORE_3_40 0x34
|
|
|
|
|
#define DWMAC_CORE_3_50 0x35
|
2024-08-07 21:48:54 +08:00
|
|
|
#define DWMAC_CORE_3_70 0x37
|
2018-08-08 09:04:29 +01:00
|
|
|
#define DWMAC_CORE_4_00 0x40
|
|
|
|
|
#define DWMAC_CORE_4_10 0x41
|
|
|
|
|
#define DWMAC_CORE_5_00 0x50
|
|
|
|
|
#define DWMAC_CORE_5_10 0x51
|
2021-04-22 15:55:00 +08:00
|
|
|
#define DWMAC_CORE_5_20 0x52
|
2018-08-08 09:04:29 +01:00
|
|
|
#define DWXGMAC_CORE_2_10 0x21
|
2023-07-31 19:50:41 +08:00
|
|
|
#define DWXGMAC_CORE_2_20 0x22
|
2020-03-17 10:18:52 +01:00
|
|
|
#define DWXLGMAC_CORE_2_00 0x20
|
|
|
|
|
|
|
|
|
|
/* Device ID */
|
|
|
|
|
#define DWXGMAC_ID 0x76
|
|
|
|
|
#define DWXLGMAC_ID 0x27
|
2018-08-08 09:04:29 +01:00
|
|
|
|
2016-04-01 11:37:30 +02:00
|
|
|
#define STMMAC_CHAN0 0 /* Always supported and default for all chips */
|
2012-11-25 23:10:43 +00:00
|
|
|
|
2020-09-16 15:40:20 +08:00
|
|
|
/* TX and RX Descriptor Length, these need to be power of two.
|
|
|
|
|
* TX descriptor length less than 64 may cause transmit queue timed out error.
|
|
|
|
|
* RX descriptor length less than 64 may cause inconsistent Rx chain error.
|
|
|
|
|
*/
|
|
|
|
|
#define DMA_MIN_TX_SIZE 64
|
|
|
|
|
#define DMA_MAX_TX_SIZE 1024
|
|
|
|
|
#define DMA_DEFAULT_TX_SIZE 512
|
|
|
|
|
#define DMA_MIN_RX_SIZE 64
|
|
|
|
|
#define DMA_MAX_RX_SIZE 1024
|
|
|
|
|
#define DMA_DEFAULT_RX_SIZE 512
|
2016-02-29 14:27:30 +01:00
|
|
|
#define STMMAC_GET_ENTRY(x, size) ((x + 1) & (size - 1))
|
|
|
|
|
|
2010-04-13 20:21:12 +00:00
|
|
|
#undef FRAME_FILTER_DEBUG
|
|
|
|
|
/* #define FRAME_FILTER_DEBUG */
|
2009-10-14 15:13:45 -07:00
|
|
|
|
net: stmmac: protect updates of 64-bit statistics counters
As explained by a comment in <linux/u64_stats_sync.h>, write side of struct
u64_stats_sync must ensure mutual exclusion, or one seqcount update could
be lost on 32-bit platforms, thus blocking readers forever. Such lockups
have been observed in real world after stmmac_xmit() on one CPU raced with
stmmac_napi_poll_tx() on another CPU.
To fix the issue without introducing a new lock, split the statics into
three parts:
1. fields updated only under the tx queue lock,
2. fields updated only during NAPI poll,
3. fields updated only from interrupt context,
Updates to fields in the first two groups are already serialized through
other locks. It is sufficient to split the existing struct u64_stats_sync
so that each group has its own.
Note that tx_set_ic_bit is updated from both contexts. Split this counter
so that each context gets its own, and calculate their sum to get the total
value in stmmac_get_ethtool_stats().
For the third group, multiple interrupts may be processed by different CPUs
at the same time, but interrupts on the same CPU will not nest. Move fields
from this group to a newly created per-cpu struct stmmac_pcpu_stats.
Fixes: 133466c3bbe1 ("net: stmmac: use per-queue 64 bit statistics where necessary")
Link: https://lore.kernel.org/netdev/Za173PhviYg-1qIn@torres.zugschlus.de/t/
Cc: stable@vger.kernel.org
Signed-off-by: Petr Tesarik <petr@tesarici.cz>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2024-02-03 20:09:27 +01:00
|
|
|
struct stmmac_q_tx_stats {
|
|
|
|
|
u64_stats_t tx_bytes;
|
|
|
|
|
u64_stats_t tx_set_ic_bit;
|
|
|
|
|
u64_stats_t tx_tso_frames;
|
|
|
|
|
u64_stats_t tx_tso_nfrags;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct stmmac_napi_tx_stats {
|
|
|
|
|
u64_stats_t tx_packets;
|
|
|
|
|
u64_stats_t tx_pkt_n;
|
|
|
|
|
u64_stats_t poll;
|
|
|
|
|
u64_stats_t tx_clean;
|
|
|
|
|
u64_stats_t tx_set_ic_bit;
|
|
|
|
|
};
|
|
|
|
|
|
2021-08-16 14:15:59 +08:00
|
|
|
struct stmmac_txq_stats {
|
net: stmmac: protect updates of 64-bit statistics counters
As explained by a comment in <linux/u64_stats_sync.h>, write side of struct
u64_stats_sync must ensure mutual exclusion, or one seqcount update could
be lost on 32-bit platforms, thus blocking readers forever. Such lockups
have been observed in real world after stmmac_xmit() on one CPU raced with
stmmac_napi_poll_tx() on another CPU.
To fix the issue without introducing a new lock, split the statics into
three parts:
1. fields updated only under the tx queue lock,
2. fields updated only during NAPI poll,
3. fields updated only from interrupt context,
Updates to fields in the first two groups are already serialized through
other locks. It is sufficient to split the existing struct u64_stats_sync
so that each group has its own.
Note that tx_set_ic_bit is updated from both contexts. Split this counter
so that each context gets its own, and calculate their sum to get the total
value in stmmac_get_ethtool_stats().
For the third group, multiple interrupts may be processed by different CPUs
at the same time, but interrupts on the same CPU will not nest. Move fields
from this group to a newly created per-cpu struct stmmac_pcpu_stats.
Fixes: 133466c3bbe1 ("net: stmmac: use per-queue 64 bit statistics where necessary")
Link: https://lore.kernel.org/netdev/Za173PhviYg-1qIn@torres.zugschlus.de/t/
Cc: stable@vger.kernel.org
Signed-off-by: Petr Tesarik <petr@tesarici.cz>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2024-02-03 20:09:27 +01:00
|
|
|
/* Updates protected by tx queue lock. */
|
|
|
|
|
struct u64_stats_sync q_syncp;
|
|
|
|
|
struct stmmac_q_tx_stats q;
|
|
|
|
|
|
|
|
|
|
/* Updates protected by NAPI poll logic. */
|
|
|
|
|
struct u64_stats_sync napi_syncp;
|
|
|
|
|
struct stmmac_napi_tx_stats napi;
|
2023-09-18 00:53:28 +08:00
|
|
|
} ____cacheline_aligned_in_smp;
|
2021-08-16 14:15:59 +08:00
|
|
|
|
net: stmmac: protect updates of 64-bit statistics counters
As explained by a comment in <linux/u64_stats_sync.h>, write side of struct
u64_stats_sync must ensure mutual exclusion, or one seqcount update could
be lost on 32-bit platforms, thus blocking readers forever. Such lockups
have been observed in real world after stmmac_xmit() on one CPU raced with
stmmac_napi_poll_tx() on another CPU.
To fix the issue without introducing a new lock, split the statics into
three parts:
1. fields updated only under the tx queue lock,
2. fields updated only during NAPI poll,
3. fields updated only from interrupt context,
Updates to fields in the first two groups are already serialized through
other locks. It is sufficient to split the existing struct u64_stats_sync
so that each group has its own.
Note that tx_set_ic_bit is updated from both contexts. Split this counter
so that each context gets its own, and calculate their sum to get the total
value in stmmac_get_ethtool_stats().
For the third group, multiple interrupts may be processed by different CPUs
at the same time, but interrupts on the same CPU will not nest. Move fields
from this group to a newly created per-cpu struct stmmac_pcpu_stats.
Fixes: 133466c3bbe1 ("net: stmmac: use per-queue 64 bit statistics where necessary")
Link: https://lore.kernel.org/netdev/Za173PhviYg-1qIn@torres.zugschlus.de/t/
Cc: stable@vger.kernel.org
Signed-off-by: Petr Tesarik <petr@tesarici.cz>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2024-02-03 20:09:27 +01:00
|
|
|
struct stmmac_napi_rx_stats {
|
|
|
|
|
u64_stats_t rx_bytes;
|
|
|
|
|
u64_stats_t rx_packets;
|
|
|
|
|
u64_stats_t rx_pkt_n;
|
|
|
|
|
u64_stats_t poll;
|
|
|
|
|
};
|
|
|
|
|
|
2021-08-16 14:15:59 +08:00
|
|
|
struct stmmac_rxq_stats {
|
net: stmmac: protect updates of 64-bit statistics counters
As explained by a comment in <linux/u64_stats_sync.h>, write side of struct
u64_stats_sync must ensure mutual exclusion, or one seqcount update could
be lost on 32-bit platforms, thus blocking readers forever. Such lockups
have been observed in real world after stmmac_xmit() on one CPU raced with
stmmac_napi_poll_tx() on another CPU.
To fix the issue without introducing a new lock, split the statics into
three parts:
1. fields updated only under the tx queue lock,
2. fields updated only during NAPI poll,
3. fields updated only from interrupt context,
Updates to fields in the first two groups are already serialized through
other locks. It is sufficient to split the existing struct u64_stats_sync
so that each group has its own.
Note that tx_set_ic_bit is updated from both contexts. Split this counter
so that each context gets its own, and calculate their sum to get the total
value in stmmac_get_ethtool_stats().
For the third group, multiple interrupts may be processed by different CPUs
at the same time, but interrupts on the same CPU will not nest. Move fields
from this group to a newly created per-cpu struct stmmac_pcpu_stats.
Fixes: 133466c3bbe1 ("net: stmmac: use per-queue 64 bit statistics where necessary")
Link: https://lore.kernel.org/netdev/Za173PhviYg-1qIn@torres.zugschlus.de/t/
Cc: stable@vger.kernel.org
Signed-off-by: Petr Tesarik <petr@tesarici.cz>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2024-02-03 20:09:27 +01:00
|
|
|
/* Updates protected by NAPI poll logic. */
|
|
|
|
|
struct u64_stats_sync napi_syncp;
|
|
|
|
|
struct stmmac_napi_rx_stats napi;
|
2023-09-18 00:53:28 +08:00
|
|
|
} ____cacheline_aligned_in_smp;
|
2021-08-16 14:15:59 +08:00
|
|
|
|
net: stmmac: protect updates of 64-bit statistics counters
As explained by a comment in <linux/u64_stats_sync.h>, write side of struct
u64_stats_sync must ensure mutual exclusion, or one seqcount update could
be lost on 32-bit platforms, thus blocking readers forever. Such lockups
have been observed in real world after stmmac_xmit() on one CPU raced with
stmmac_napi_poll_tx() on another CPU.
To fix the issue without introducing a new lock, split the statics into
three parts:
1. fields updated only under the tx queue lock,
2. fields updated only during NAPI poll,
3. fields updated only from interrupt context,
Updates to fields in the first two groups are already serialized through
other locks. It is sufficient to split the existing struct u64_stats_sync
so that each group has its own.
Note that tx_set_ic_bit is updated from both contexts. Split this counter
so that each context gets its own, and calculate their sum to get the total
value in stmmac_get_ethtool_stats().
For the third group, multiple interrupts may be processed by different CPUs
at the same time, but interrupts on the same CPU will not nest. Move fields
from this group to a newly created per-cpu struct stmmac_pcpu_stats.
Fixes: 133466c3bbe1 ("net: stmmac: use per-queue 64 bit statistics where necessary")
Link: https://lore.kernel.org/netdev/Za173PhviYg-1qIn@torres.zugschlus.de/t/
Cc: stable@vger.kernel.org
Signed-off-by: Petr Tesarik <petr@tesarici.cz>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2024-02-03 20:09:27 +01:00
|
|
|
/* Updates on each CPU protected by not allowing nested irqs. */
|
|
|
|
|
struct stmmac_pcpu_stats {
|
|
|
|
|
struct u64_stats_sync syncp;
|
2025-02-21 14:18:18 +09:00
|
|
|
u64_stats_t rx_normal_irq_n[MTL_MAX_RX_QUEUES];
|
|
|
|
|
u64_stats_t tx_normal_irq_n[MTL_MAX_TX_QUEUES];
|
net: stmmac: protect updates of 64-bit statistics counters
As explained by a comment in <linux/u64_stats_sync.h>, write side of struct
u64_stats_sync must ensure mutual exclusion, or one seqcount update could
be lost on 32-bit platforms, thus blocking readers forever. Such lockups
have been observed in real world after stmmac_xmit() on one CPU raced with
stmmac_napi_poll_tx() on another CPU.
To fix the issue without introducing a new lock, split the statics into
three parts:
1. fields updated only under the tx queue lock,
2. fields updated only during NAPI poll,
3. fields updated only from interrupt context,
Updates to fields in the first two groups are already serialized through
other locks. It is sufficient to split the existing struct u64_stats_sync
so that each group has its own.
Note that tx_set_ic_bit is updated from both contexts. Split this counter
so that each context gets its own, and calculate their sum to get the total
value in stmmac_get_ethtool_stats().
For the third group, multiple interrupts may be processed by different CPUs
at the same time, but interrupts on the same CPU will not nest. Move fields
from this group to a newly created per-cpu struct stmmac_pcpu_stats.
Fixes: 133466c3bbe1 ("net: stmmac: use per-queue 64 bit statistics where necessary")
Link: https://lore.kernel.org/netdev/Za173PhviYg-1qIn@torres.zugschlus.de/t/
Cc: stable@vger.kernel.org
Signed-off-by: Petr Tesarik <petr@tesarici.cz>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2024-02-03 20:09:27 +01:00
|
|
|
};
|
|
|
|
|
|
2014-11-18 09:47:00 +01:00
|
|
|
/* Extra statistic and debug information exposed by ethtool */
|
2009-10-14 15:13:45 -07:00
|
|
|
struct stmmac_extra_stats {
|
|
|
|
|
/* Transmit errors */
|
|
|
|
|
unsigned long tx_underflow ____cacheline_aligned;
|
|
|
|
|
unsigned long tx_carrier;
|
|
|
|
|
unsigned long tx_losscarrier;
|
2011-10-26 19:43:09 +00:00
|
|
|
unsigned long vlan_tag;
|
2009-10-14 15:13:45 -07:00
|
|
|
unsigned long tx_deferred;
|
|
|
|
|
unsigned long tx_vlan;
|
|
|
|
|
unsigned long tx_jabber;
|
|
|
|
|
unsigned long tx_frame_flushed;
|
|
|
|
|
unsigned long tx_payload_error;
|
|
|
|
|
unsigned long tx_ip_header_error;
|
net: stmmac: use per-queue 64 bit statistics where necessary
Currently, there are two major issues with stmmac driver statistics
First of all, statistics in stmmac_extra_stats, stmmac_rxq_stats
and stmmac_txq_stats are 32 bit variables on 32 bit platforms. This
can cause some stats to overflow after several minutes of
high traffic, for example rx_pkt_n, tx_pkt_n and so on.
Secondly, if HW supports multiqueues, there are frequent cacheline
ping pongs on some driver statistic vars, for example, normal_irq_n,
tx_pkt_n and so on. What's more, frequent cacheline ping pongs on
normal_irq_n happens in ISR, this makes the situation worse.
To improve the driver, we convert those statistics to 64 bit, implement
ndo_get_stats64 and update .get_ethtool_stats implementation
accordingly. We also use per-queue statistics where necessary to remove
the cacheline ping pongs as much as possible to make multiqueue
operations faster. Those statistics which are not possible to overflow
and not frequently updated are kept as is.
Signed-off-by: Jisheng Zhang <jszhang@kernel.org>
Link: https://lore.kernel.org/r/20230717160630.1892-3-jszhang@kernel.org
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
2023-07-18 00:06:30 +08:00
|
|
|
unsigned long tx_collision;
|
2009-10-14 15:13:45 -07:00
|
|
|
/* Receive errors */
|
|
|
|
|
unsigned long rx_desc;
|
2011-10-26 19:43:09 +00:00
|
|
|
unsigned long sa_filter_fail;
|
|
|
|
|
unsigned long overflow_error;
|
|
|
|
|
unsigned long ipc_csum_error;
|
2009-10-14 15:13:45 -07:00
|
|
|
unsigned long rx_collision;
|
2017-02-08 09:31:17 +01:00
|
|
|
unsigned long rx_crc_errors;
|
2012-02-15 00:10:37 +00:00
|
|
|
unsigned long dribbling_bit;
|
2010-02-04 09:33:21 -08:00
|
|
|
unsigned long rx_length;
|
2009-10-14 15:13:45 -07:00
|
|
|
unsigned long rx_mii;
|
|
|
|
|
unsigned long rx_multicast;
|
|
|
|
|
unsigned long rx_gmac_overflow;
|
|
|
|
|
unsigned long rx_watchdog;
|
|
|
|
|
unsigned long da_rx_filter_fail;
|
|
|
|
|
unsigned long sa_rx_filter_fail;
|
|
|
|
|
unsigned long rx_missed_cntr;
|
|
|
|
|
unsigned long rx_overflow_cntr;
|
|
|
|
|
unsigned long rx_vlan;
|
2019-08-17 20:54:44 +02:00
|
|
|
unsigned long rx_split_hdr_pkt_n;
|
2012-11-25 23:10:43 +00:00
|
|
|
/* Tx/Rx IRQ error info */
|
2009-10-14 15:13:45 -07:00
|
|
|
unsigned long tx_undeflow_irq;
|
|
|
|
|
unsigned long tx_process_stopped_irq;
|
|
|
|
|
unsigned long tx_jabber_irq;
|
|
|
|
|
unsigned long rx_overflow_irq;
|
|
|
|
|
unsigned long rx_buf_unav_irq;
|
|
|
|
|
unsigned long rx_process_stopped_irq;
|
|
|
|
|
unsigned long rx_watchdog_irq;
|
|
|
|
|
unsigned long tx_early_irq;
|
|
|
|
|
unsigned long fatal_bus_error_irq;
|
2012-11-25 23:10:43 +00:00
|
|
|
/* Tx/Rx IRQ Events */
|
|
|
|
|
unsigned long rx_early_irq;
|
2009-10-14 15:13:45 -07:00
|
|
|
unsigned long threshold;
|
2012-11-25 23:10:43 +00:00
|
|
|
unsigned long irq_receive_pmt_irq_n;
|
|
|
|
|
/* MMC info */
|
2012-06-27 21:14:37 +00:00
|
|
|
unsigned long mmc_tx_irq_n;
|
|
|
|
|
unsigned long mmc_rx_irq_n;
|
|
|
|
|
unsigned long mmc_rx_csum_offload_irq_n;
|
|
|
|
|
/* EEE */
|
|
|
|
|
unsigned long irq_tx_path_in_lpi_mode_n;
|
|
|
|
|
unsigned long irq_tx_path_exit_lpi_mode_n;
|
|
|
|
|
unsigned long irq_rx_path_in_lpi_mode_n;
|
|
|
|
|
unsigned long irq_rx_path_exit_lpi_mode_n;
|
|
|
|
|
unsigned long phy_eee_wakeup_error_n;
|
2013-03-26 04:43:06 +00:00
|
|
|
/* Extended RDES status */
|
|
|
|
|
unsigned long ip_hdr_err;
|
|
|
|
|
unsigned long ip_payload_err;
|
|
|
|
|
unsigned long ip_csum_bypassed;
|
|
|
|
|
unsigned long ipv4_pkt_rcvd;
|
|
|
|
|
unsigned long ipv6_pkt_rcvd;
|
2016-11-14 09:27:30 +01:00
|
|
|
unsigned long no_ptp_rx_msg_type_ext;
|
|
|
|
|
unsigned long ptp_rx_msg_type_sync;
|
|
|
|
|
unsigned long ptp_rx_msg_type_follow_up;
|
|
|
|
|
unsigned long ptp_rx_msg_type_delay_req;
|
|
|
|
|
unsigned long ptp_rx_msg_type_delay_resp;
|
|
|
|
|
unsigned long ptp_rx_msg_type_pdelay_req;
|
|
|
|
|
unsigned long ptp_rx_msg_type_pdelay_resp;
|
|
|
|
|
unsigned long ptp_rx_msg_type_pdelay_follow_up;
|
|
|
|
|
unsigned long ptp_rx_msg_type_announce;
|
|
|
|
|
unsigned long ptp_rx_msg_type_management;
|
|
|
|
|
unsigned long ptp_rx_msg_pkt_reserved_type;
|
2013-03-26 04:43:06 +00:00
|
|
|
unsigned long ptp_frame_type;
|
|
|
|
|
unsigned long ptp_ver;
|
|
|
|
|
unsigned long timestamp_dropped;
|
|
|
|
|
unsigned long av_pkt_rcvd;
|
|
|
|
|
unsigned long av_tagged_pkt_rcvd;
|
|
|
|
|
unsigned long vlan_tag_priority_val;
|
|
|
|
|
unsigned long l3_filter_match;
|
|
|
|
|
unsigned long l4_filter_match;
|
|
|
|
|
unsigned long l3_l4_filter_no_match;
|
2013-03-26 04:43:07 +00:00
|
|
|
/* PCS */
|
|
|
|
|
unsigned long irq_pcs_ane_n;
|
|
|
|
|
unsigned long irq_pcs_link_n;
|
|
|
|
|
unsigned long irq_rgmii_n;
|
2013-03-26 04:43:08 +00:00
|
|
|
unsigned long pcs_link;
|
|
|
|
|
unsigned long pcs_duplex;
|
|
|
|
|
unsigned long pcs_speed;
|
2015-11-30 11:33:10 +01:00
|
|
|
/* debug register */
|
|
|
|
|
unsigned long mtl_tx_status_fifo_full;
|
|
|
|
|
unsigned long mtl_tx_fifo_not_empty;
|
|
|
|
|
unsigned long mmtl_fifo_ctrl;
|
|
|
|
|
unsigned long mtl_tx_fifo_read_ctrl_write;
|
|
|
|
|
unsigned long mtl_tx_fifo_read_ctrl_wait;
|
|
|
|
|
unsigned long mtl_tx_fifo_read_ctrl_read;
|
|
|
|
|
unsigned long mtl_tx_fifo_read_ctrl_idle;
|
|
|
|
|
unsigned long mac_tx_in_pause;
|
|
|
|
|
unsigned long mac_tx_frame_ctrl_xfer;
|
|
|
|
|
unsigned long mac_tx_frame_ctrl_idle;
|
|
|
|
|
unsigned long mac_tx_frame_ctrl_wait;
|
|
|
|
|
unsigned long mac_tx_frame_ctrl_pause;
|
|
|
|
|
unsigned long mac_gmii_tx_proto_engine;
|
|
|
|
|
unsigned long mtl_rx_fifo_fill_level_full;
|
|
|
|
|
unsigned long mtl_rx_fifo_fill_above_thresh;
|
|
|
|
|
unsigned long mtl_rx_fifo_fill_below_thresh;
|
|
|
|
|
unsigned long mtl_rx_fifo_fill_level_empty;
|
|
|
|
|
unsigned long mtl_rx_fifo_read_ctrl_flush;
|
|
|
|
|
unsigned long mtl_rx_fifo_read_ctrl_read_data;
|
|
|
|
|
unsigned long mtl_rx_fifo_read_ctrl_status;
|
|
|
|
|
unsigned long mtl_rx_fifo_read_ctrl_idle;
|
|
|
|
|
unsigned long mtl_rx_fifo_ctrl_active;
|
|
|
|
|
unsigned long mac_rx_frame_ctrl_fifo;
|
|
|
|
|
unsigned long mac_gmii_rx_proto_engine;
|
2021-03-18 08:50:53 +08:00
|
|
|
/* EST */
|
|
|
|
|
unsigned long mtl_est_cgce;
|
|
|
|
|
unsigned long mtl_est_hlbs;
|
|
|
|
|
unsigned long mtl_est_hlbf;
|
|
|
|
|
unsigned long mtl_est_btre;
|
|
|
|
|
unsigned long mtl_est_btrlm;
|
2024-01-27 12:04:41 +08:00
|
|
|
unsigned long max_sdu_txq_drop[MTL_MAX_TX_QUEUES];
|
2024-01-27 12:04:42 +08:00
|
|
|
unsigned long mtl_est_txq_hlbf[MTL_MAX_TX_QUEUES];
|
2023-09-18 00:53:28 +08:00
|
|
|
/* per queue statistics */
|
|
|
|
|
struct stmmac_txq_stats txq_stats[MTL_MAX_TX_QUEUES];
|
|
|
|
|
struct stmmac_rxq_stats rxq_stats[MTL_MAX_RX_QUEUES];
|
net: stmmac: protect updates of 64-bit statistics counters
As explained by a comment in <linux/u64_stats_sync.h>, write side of struct
u64_stats_sync must ensure mutual exclusion, or one seqcount update could
be lost on 32-bit platforms, thus blocking readers forever. Such lockups
have been observed in real world after stmmac_xmit() on one CPU raced with
stmmac_napi_poll_tx() on another CPU.
To fix the issue without introducing a new lock, split the statics into
three parts:
1. fields updated only under the tx queue lock,
2. fields updated only during NAPI poll,
3. fields updated only from interrupt context,
Updates to fields in the first two groups are already serialized through
other locks. It is sufficient to split the existing struct u64_stats_sync
so that each group has its own.
Note that tx_set_ic_bit is updated from both contexts. Split this counter
so that each context gets its own, and calculate their sum to get the total
value in stmmac_get_ethtool_stats().
For the third group, multiple interrupts may be processed by different CPUs
at the same time, but interrupts on the same CPU will not nest. Move fields
from this group to a newly created per-cpu struct stmmac_pcpu_stats.
Fixes: 133466c3bbe1 ("net: stmmac: use per-queue 64 bit statistics where necessary")
Link: https://lore.kernel.org/netdev/Za173PhviYg-1qIn@torres.zugschlus.de/t/
Cc: stable@vger.kernel.org
Signed-off-by: Petr Tesarik <petr@tesarici.cz>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2024-02-03 20:09:27 +01:00
|
|
|
struct stmmac_pcpu_stats __percpu *pcpu_stats;
|
net: stmmac: use per-queue 64 bit statistics where necessary
Currently, there are two major issues with stmmac driver statistics
First of all, statistics in stmmac_extra_stats, stmmac_rxq_stats
and stmmac_txq_stats are 32 bit variables on 32 bit platforms. This
can cause some stats to overflow after several minutes of
high traffic, for example rx_pkt_n, tx_pkt_n and so on.
Secondly, if HW supports multiqueues, there are frequent cacheline
ping pongs on some driver statistic vars, for example, normal_irq_n,
tx_pkt_n and so on. What's more, frequent cacheline ping pongs on
normal_irq_n happens in ISR, this makes the situation worse.
To improve the driver, we convert those statistics to 64 bit, implement
ndo_get_stats64 and update .get_ethtool_stats implementation
accordingly. We also use per-queue statistics where necessary to remove
the cacheline ping pongs as much as possible to make multiqueue
operations faster. Those statistics which are not possible to overflow
and not frequently updated are kept as is.
Signed-off-by: Jisheng Zhang <jszhang@kernel.org>
Link: https://lore.kernel.org/r/20230717160630.1892-3-jszhang@kernel.org
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
2023-07-18 00:06:30 +08:00
|
|
|
unsigned long rx_dropped;
|
|
|
|
|
unsigned long rx_errors;
|
|
|
|
|
unsigned long tx_dropped;
|
|
|
|
|
unsigned long tx_errors;
|
2009-10-14 15:13:45 -07:00
|
|
|
};
|
|
|
|
|
|
2018-03-29 10:40:19 +01:00
|
|
|
/* Safety Feature statistics exposed by ethtool */
|
|
|
|
|
struct stmmac_safety_stats {
|
|
|
|
|
unsigned long mac_errors[32];
|
|
|
|
|
unsigned long mtl_errors[32];
|
|
|
|
|
unsigned long dma_errors[32];
|
2024-01-31 10:08:28 +08:00
|
|
|
unsigned long dma_dpp_errors[32];
|
2018-03-29 10:40:19 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Number of fields in Safety Stats */
|
|
|
|
|
#define STMMAC_SAFETY_FEAT_SIZE \
|
|
|
|
|
(sizeof(struct stmmac_safety_stats) / sizeof(unsigned long))
|
|
|
|
|
|
2012-04-04 04:33:27 +00:00
|
|
|
/* CSR Frequency Access Defines*/
|
|
|
|
|
#define CSR_F_35M 35000000
|
|
|
|
|
#define CSR_F_60M 60000000
|
|
|
|
|
#define CSR_F_100M 100000000
|
|
|
|
|
#define CSR_F_150M 150000000
|
|
|
|
|
#define CSR_F_250M 250000000
|
|
|
|
|
#define CSR_F_300M 300000000
|
2024-12-05 17:42:59 +01:00
|
|
|
#define CSR_F_500M 500000000
|
|
|
|
|
#define CSR_F_800M 800000000
|
2012-04-04 04:33:27 +00:00
|
|
|
|
|
|
|
|
#define MAC_CSR_H_FRQ_MASK 0x20
|
|
|
|
|
|
2010-01-06 23:07:18 +00:00
|
|
|
#define HASH_TABLE_SIZE 64
|
2015-04-15 11:17:42 -05:00
|
|
|
#define PAUSE_TIME 0xffff
|
2010-01-06 23:07:18 +00:00
|
|
|
|
|
|
|
|
/* Flow Control defines */
|
|
|
|
|
#define FLOW_OFF 0
|
|
|
|
|
#define FLOW_RX 1
|
|
|
|
|
#define FLOW_TX 2
|
|
|
|
|
#define FLOW_AUTO (FLOW_TX | FLOW_RX)
|
|
|
|
|
|
2013-03-26 04:43:08 +00:00
|
|
|
/* PCS defines */
|
|
|
|
|
#define STMMAC_PCS_RGMII (1 << 0)
|
|
|
|
|
#define STMMAC_PCS_SGMII (1 << 1)
|
|
|
|
|
|
2013-04-08 02:10:01 +00:00
|
|
|
#define SF_DMA_MODE 1 /* DMA STORE-AND-FORWARD Operation Mode */
|
2010-01-06 23:07:18 +00:00
|
|
|
|
2023-04-11 15:04:03 -05:00
|
|
|
/* DMA HW feature register fields */
|
2013-04-08 02:10:01 +00:00
|
|
|
#define DMA_HW_FEAT_MIISEL 0x00000001 /* 10/100 Mbps Support */
|
|
|
|
|
#define DMA_HW_FEAT_GMIISEL 0x00000002 /* 1000 Mbps Support */
|
|
|
|
|
#define DMA_HW_FEAT_HDSEL 0x00000004 /* Half-Duplex Support */
|
|
|
|
|
#define DMA_HW_FEAT_EXTHASHEN 0x00000008 /* Expanded DA Hash Filter */
|
|
|
|
|
#define DMA_HW_FEAT_HASHSEL 0x00000010 /* HASH Filter */
|
|
|
|
|
#define DMA_HW_FEAT_ADDMAC 0x00000020 /* Multiple MAC Addr Reg */
|
|
|
|
|
#define DMA_HW_FEAT_PCSSEL 0x00000040 /* PCS registers */
|
|
|
|
|
#define DMA_HW_FEAT_L3L4FLTREN 0x00000080 /* Layer 3 & Layer 4 Feature */
|
|
|
|
|
#define DMA_HW_FEAT_SMASEL 0x00000100 /* SMA(MDIO) Interface */
|
|
|
|
|
#define DMA_HW_FEAT_RWKSEL 0x00000200 /* PMT Remote Wakeup */
|
|
|
|
|
#define DMA_HW_FEAT_MGKSEL 0x00000400 /* PMT Magic Packet */
|
|
|
|
|
#define DMA_HW_FEAT_MMCSEL 0x00000800 /* RMON Module */
|
|
|
|
|
#define DMA_HW_FEAT_TSVER1SEL 0x00001000 /* Only IEEE 1588-2002 */
|
|
|
|
|
#define DMA_HW_FEAT_TSVER2SEL 0x00002000 /* IEEE 1588-2008 PTPv2 */
|
|
|
|
|
#define DMA_HW_FEAT_EEESEL 0x00004000 /* Energy Efficient Ethernet */
|
|
|
|
|
#define DMA_HW_FEAT_AVSEL 0x00008000 /* AV Feature */
|
|
|
|
|
#define DMA_HW_FEAT_TXCOESEL 0x00010000 /* Checksum Offload in Tx */
|
|
|
|
|
#define DMA_HW_FEAT_RXTYP1COE 0x00020000 /* IP COE (Type 1) in Rx */
|
|
|
|
|
#define DMA_HW_FEAT_RXTYP2COE 0x00040000 /* IP COE (Type 2) in Rx */
|
|
|
|
|
#define DMA_HW_FEAT_RXFIFOSIZE 0x00080000 /* Rx FIFO > 2048 Bytes */
|
|
|
|
|
#define DMA_HW_FEAT_RXCHCNT 0x00300000 /* No. additional Rx Channels */
|
|
|
|
|
#define DMA_HW_FEAT_TXCHCNT 0x00c00000 /* No. additional Tx Channels */
|
|
|
|
|
#define DMA_HW_FEAT_ENHDESSEL 0x01000000 /* Alternate Descriptor */
|
|
|
|
|
/* Timestamping with Internal System Time */
|
|
|
|
|
#define DMA_HW_FEAT_INTTSEN 0x02000000
|
|
|
|
|
#define DMA_HW_FEAT_FLEXIPPSEN 0x04000000 /* Flexible PPS Output */
|
|
|
|
|
#define DMA_HW_FEAT_SAVLANINS 0x08000000 /* Source Addr or VLAN */
|
|
|
|
|
#define DMA_HW_FEAT_ACTPHYIF 0x70000000 /* Active/selected PHY iface */
|
2012-04-18 19:48:21 +00:00
|
|
|
#define DEFAULT_DMA_PBL 8
|
2011-10-18 00:01:22 +00:00
|
|
|
|
2021-03-26 01:39:14 +08:00
|
|
|
/* MSI defines */
|
|
|
|
|
#define STMMAC_MSI_VEC_MAX 32
|
|
|
|
|
|
2016-06-24 15:16:24 +02:00
|
|
|
/* PCS status and mask defines */
|
|
|
|
|
#define PCS_ANE_IRQ BIT(2) /* PCS Auto-Negotiation */
|
|
|
|
|
#define PCS_LINK_IRQ BIT(1) /* PCS Link */
|
|
|
|
|
#define PCS_RGSMIIIS_IRQ BIT(0) /* RGMII or SMII Interrupt */
|
|
|
|
|
|
2012-11-25 23:10:43 +00:00
|
|
|
/* Max/Min RI Watchdog Timer count value */
|
|
|
|
|
#define MAX_DMA_RIWT 0xff
|
2019-06-28 09:29:14 +02:00
|
|
|
#define MIN_DMA_RIWT 0x10
|
2019-11-14 12:42:46 +01:00
|
|
|
#define DEF_DMA_RIWT 0xa0
|
2012-11-25 23:10:42 +00:00
|
|
|
/* Tx coalesce parameters */
|
2023-10-18 14:35:50 +02:00
|
|
|
#define STMMAC_COAL_TX_TIMER 5000
|
2012-11-25 23:10:42 +00:00
|
|
|
#define STMMAC_MAX_COAL_TX_TICK 100000
|
|
|
|
|
#define STMMAC_TX_MAX_FRAMES 256
|
2019-11-14 12:42:49 +01:00
|
|
|
#define STMMAC_TX_FRAMES 25
|
|
|
|
|
#define STMMAC_RX_FRAMES 0
|
2012-11-25 23:10:42 +00:00
|
|
|
|
2017-03-17 16:11:07 +00:00
|
|
|
/* Packets types */
|
|
|
|
|
enum packets_types {
|
|
|
|
|
PACKET_AVCPQ = 0x1, /* AV Untagged Control packets */
|
|
|
|
|
PACKET_PTPQ = 0x2, /* PTP Packets */
|
|
|
|
|
PACKET_DCBCPQ = 0x3, /* DCB Control Packets */
|
|
|
|
|
PACKET_UPQ = 0x4, /* Untagged Packets */
|
|
|
|
|
PACKET_MCBCQ = 0x5, /* Multicast & Broadcast Packets */
|
|
|
|
|
};
|
|
|
|
|
|
2013-04-08 02:10:01 +00:00
|
|
|
/* Rx IPC status */
|
|
|
|
|
enum rx_frame_status {
|
2016-02-29 14:27:34 +01:00
|
|
|
good_frame = 0x0,
|
|
|
|
|
discard_frame = 0x1,
|
|
|
|
|
csum_none = 0x2,
|
|
|
|
|
llc_snap = 0x4,
|
|
|
|
|
dma_own = 0x8,
|
2016-04-01 11:37:28 +02:00
|
|
|
rx_not_ls = 0x10,
|
2009-10-14 15:13:45 -07:00
|
|
|
};
|
|
|
|
|
|
2016-02-29 14:27:36 +01:00
|
|
|
/* Tx status */
|
|
|
|
|
enum tx_frame_status {
|
|
|
|
|
tx_done = 0x0,
|
|
|
|
|
tx_not_ls = 0x1,
|
|
|
|
|
tx_err = 0x2,
|
|
|
|
|
tx_dma_own = 0x4,
|
2021-12-08 18:06:51 +08:00
|
|
|
tx_err_bump_tc = 0x8,
|
2016-02-29 14:27:36 +01:00
|
|
|
};
|
|
|
|
|
|
2012-11-25 23:10:42 +00:00
|
|
|
enum dma_irq_status {
|
|
|
|
|
tx_hard_error = 0x1,
|
|
|
|
|
tx_hard_error_bump_tc = 0x2,
|
|
|
|
|
handle_rx = 0x4,
|
|
|
|
|
handle_tx = 0x8,
|
2010-01-06 23:07:18 +00:00
|
|
|
};
|
2009-10-14 15:13:45 -07:00
|
|
|
|
2021-03-26 01:39:12 +08:00
|
|
|
enum dma_irq_dir {
|
|
|
|
|
DMA_DIR_RX = 0x1,
|
|
|
|
|
DMA_DIR_TX = 0x2,
|
|
|
|
|
DMA_DIR_RXTX = 0x3,
|
|
|
|
|
};
|
|
|
|
|
|
2021-03-26 01:39:14 +08:00
|
|
|
enum request_irq_err {
|
|
|
|
|
REQ_IRQ_ERR_ALL,
|
|
|
|
|
REQ_IRQ_ERR_TX,
|
|
|
|
|
REQ_IRQ_ERR_RX,
|
2024-02-09 14:20:12 +05:30
|
|
|
REQ_IRQ_ERR_SFTY,
|
2021-03-26 01:39:14 +08:00
|
|
|
REQ_IRQ_ERR_SFTY_UE,
|
|
|
|
|
REQ_IRQ_ERR_SFTY_CE,
|
|
|
|
|
REQ_IRQ_ERR_LPI,
|
|
|
|
|
REQ_IRQ_ERR_WOL,
|
|
|
|
|
REQ_IRQ_ERR_MAC,
|
|
|
|
|
REQ_IRQ_ERR_NO,
|
|
|
|
|
};
|
|
|
|
|
|
2014-11-18 09:47:00 +01:00
|
|
|
/* EEE and LPI defines */
|
2014-08-28 08:11:41 +02:00
|
|
|
#define CORE_IRQ_TX_PATH_IN_LPI_MODE (1 << 0)
|
|
|
|
|
#define CORE_IRQ_TX_PATH_EXIT_LPI_MODE (1 << 1)
|
|
|
|
|
#define CORE_IRQ_RX_PATH_IN_LPI_MODE (1 << 2)
|
|
|
|
|
#define CORE_IRQ_RX_PATH_EXIT_LPI_MODE (1 << 3)
|
2013-03-26 04:43:07 +00:00
|
|
|
|
2021-03-24 17:07:42 +08:00
|
|
|
/* FPE defines */
|
|
|
|
|
#define FPE_EVENT_UNKNOWN 0
|
|
|
|
|
#define FPE_EVENT_TRSP BIT(0)
|
|
|
|
|
#define FPE_EVENT_TVER BIT(1)
|
|
|
|
|
#define FPE_EVENT_RRSP BIT(2)
|
|
|
|
|
#define FPE_EVENT_RVER BIT(3)
|
|
|
|
|
|
2016-04-01 11:37:30 +02:00
|
|
|
#define CORE_IRQ_MTL_RX_OVERFLOW BIT(8)
|
2012-06-27 21:14:37 +00:00
|
|
|
|
2011-09-01 21:51:41 +00:00
|
|
|
/* DMA HW capabilities */
|
|
|
|
|
struct dma_features {
|
|
|
|
|
unsigned int mbps_10_100;
|
|
|
|
|
unsigned int mbps_1000;
|
|
|
|
|
unsigned int half_duplex;
|
|
|
|
|
unsigned int hash_filter;
|
|
|
|
|
unsigned int multi_addr;
|
|
|
|
|
unsigned int pcs;
|
|
|
|
|
unsigned int sma_mdio;
|
|
|
|
|
unsigned int pmt_remote_wake_up;
|
|
|
|
|
unsigned int pmt_magic_frame;
|
|
|
|
|
unsigned int rmon;
|
2013-04-08 02:10:01 +00:00
|
|
|
/* IEEE 1588-2002 */
|
2011-09-01 21:51:41 +00:00
|
|
|
unsigned int time_stamp;
|
2013-04-08 02:10:01 +00:00
|
|
|
/* IEEE 1588-2008 */
|
2011-09-01 21:51:41 +00:00
|
|
|
unsigned int atime_stamp;
|
|
|
|
|
/* 802.3az - Energy-Efficient Ethernet (EEE) */
|
|
|
|
|
unsigned int eee;
|
|
|
|
|
unsigned int av;
|
2019-07-09 10:36:23 +08:00
|
|
|
unsigned int hash_tb_sz;
|
2016-04-01 11:37:30 +02:00
|
|
|
unsigned int tsoen;
|
2011-09-01 21:51:41 +00:00
|
|
|
/* TX and RX csum */
|
|
|
|
|
unsigned int tx_coe;
|
2016-04-01 11:37:30 +02:00
|
|
|
unsigned int rx_coe;
|
2011-09-01 21:51:41 +00:00
|
|
|
unsigned int rx_coe_type1;
|
|
|
|
|
unsigned int rx_coe_type2;
|
|
|
|
|
unsigned int rxfifo_over_2048;
|
|
|
|
|
/* TX and RX number of channels */
|
|
|
|
|
unsigned int number_rx_channel;
|
|
|
|
|
unsigned int number_tx_channel;
|
2016-12-28 12:57:48 +00:00
|
|
|
/* TX and RX number of queues */
|
|
|
|
|
unsigned int number_rx_queues;
|
|
|
|
|
unsigned int number_tx_queues;
|
2018-05-31 18:01:27 +01:00
|
|
|
/* PPS output */
|
|
|
|
|
unsigned int pps_out_num;
|
2023-08-19 18:54:40 +08:00
|
|
|
/* Number of Traffic Classes */
|
|
|
|
|
unsigned int numtc;
|
|
|
|
|
/* DCB Feature Enable */
|
|
|
|
|
unsigned int dcben;
|
|
|
|
|
/* IEEE 1588 High Word Register Enable */
|
|
|
|
|
unsigned int advthword;
|
|
|
|
|
/* PTP Offload Enable */
|
|
|
|
|
unsigned int ptoen;
|
|
|
|
|
/* One-Step Timestamping Enable */
|
|
|
|
|
unsigned int osten;
|
|
|
|
|
/* Priority-Based Flow Control Enable */
|
|
|
|
|
unsigned int pfcen;
|
2013-04-08 02:10:01 +00:00
|
|
|
/* Alternate (enhanced) DESC mode */
|
2011-09-01 21:51:41 +00:00
|
|
|
unsigned int enh_desc;
|
2017-03-10 17:34:58 +01:00
|
|
|
/* TX and RX FIFO sizes */
|
|
|
|
|
unsigned int tx_fifo_size;
|
|
|
|
|
unsigned int rx_fifo_size;
|
2018-03-29 10:40:19 +01:00
|
|
|
/* Automotive Safety Package */
|
|
|
|
|
unsigned int asp;
|
2018-05-04 10:01:38 +01:00
|
|
|
/* RX Parser */
|
|
|
|
|
unsigned int frpsel;
|
|
|
|
|
unsigned int frpbs;
|
|
|
|
|
unsigned int frpes;
|
2019-06-28 09:29:18 +02:00
|
|
|
unsigned int addr64;
|
2023-03-17 09:08:17 +01:00
|
|
|
unsigned int host_dma_width;
|
2019-08-07 10:03:12 +02:00
|
|
|
unsigned int rssen;
|
2019-08-07 10:03:14 +02:00
|
|
|
unsigned int vlhash;
|
2019-08-17 20:54:43 +02:00
|
|
|
unsigned int sphen;
|
2019-08-17 20:54:50 +02:00
|
|
|
unsigned int vlins;
|
|
|
|
|
unsigned int dvlan;
|
2019-09-04 15:16:56 +02:00
|
|
|
unsigned int l3l4fnum;
|
2019-09-04 15:16:58 +02:00
|
|
|
unsigned int arpoffsel;
|
2023-08-19 18:54:40 +08:00
|
|
|
/* One Step for PTP over UDP/IP Feature Enable */
|
|
|
|
|
unsigned int pou_ost_en;
|
|
|
|
|
/* Tx Timestamp FIFO Depth */
|
|
|
|
|
unsigned int ttsfd;
|
|
|
|
|
/* Queue/Channel-Based VLAN tag insertion on Tx */
|
|
|
|
|
unsigned int cbtisel;
|
|
|
|
|
/* Supported Parallel Instruction Processor Engines */
|
|
|
|
|
unsigned int frppipe_num;
|
|
|
|
|
/* Number of Extended VLAN Tag Filters */
|
|
|
|
|
unsigned int nrvf_num;
|
2019-12-18 11:33:05 +01:00
|
|
|
/* TSN Features */
|
|
|
|
|
unsigned int estwid;
|
|
|
|
|
unsigned int estdep;
|
|
|
|
|
unsigned int estsel;
|
2019-12-18 11:33:08 +01:00
|
|
|
unsigned int fpesel;
|
2020-01-13 17:24:10 +01:00
|
|
|
unsigned int tbssel;
|
2023-08-19 18:54:40 +08:00
|
|
|
/* Number of DMA channels enabled for TBS */
|
|
|
|
|
unsigned int tbs_ch_num;
|
|
|
|
|
/* Per-Stream Filtering Enable */
|
|
|
|
|
unsigned int sgfsel;
|
2021-03-23 19:07:34 +08:00
|
|
|
/* Numbers of Auxiliary Snapshot Inputs */
|
|
|
|
|
unsigned int aux_snapshot_n;
|
2023-08-11 20:51:39 +08:00
|
|
|
/* Timestamp System Time Source */
|
|
|
|
|
unsigned int tssrc;
|
2023-08-19 18:54:40 +08:00
|
|
|
/* Enhanced DMA Enable */
|
|
|
|
|
unsigned int edma;
|
|
|
|
|
/* Different Descriptor Cache Enable */
|
|
|
|
|
unsigned int ediffc;
|
|
|
|
|
/* VxLAN/NVGRE Enable */
|
|
|
|
|
unsigned int vxn;
|
|
|
|
|
/* Debug Memory Interface Enable */
|
|
|
|
|
unsigned int dbgmem;
|
|
|
|
|
/* Number of Policing Counters */
|
|
|
|
|
unsigned int pcsel;
|
2011-09-01 21:51:41 +00:00
|
|
|
};
|
|
|
|
|
|
2019-12-18 11:17:41 +01:00
|
|
|
/* RX Buffer size must be multiple of 4/8/16 bytes */
|
|
|
|
|
#define BUF_SIZE_16KiB 16368
|
2018-11-08 11:42:14 -06:00
|
|
|
#define BUF_SIZE_8KiB 8188
|
2010-01-06 23:07:18 +00:00
|
|
|
#define BUF_SIZE_4KiB 4096
|
|
|
|
|
#define BUF_SIZE_2KiB 2048
|
2009-10-14 15:13:45 -07:00
|
|
|
|
2010-01-06 23:07:18 +00:00
|
|
|
/* Power Down and WOL */
|
|
|
|
|
#define PMT_NOT_SUPPORTED 0
|
|
|
|
|
#define PMT_SUPPORTED 1
|
2009-10-14 15:13:45 -07:00
|
|
|
|
2010-01-06 23:07:18 +00:00
|
|
|
/* Common MAC defines */
|
|
|
|
|
#define MAC_CTRL_REG 0x00000000 /* MAC Control */
|
|
|
|
|
#define MAC_ENABLE_TX 0x00000008 /* Transmitter Enable */
|
2017-02-08 09:31:06 +01:00
|
|
|
#define MAC_ENABLE_RX 0x00000004 /* Receiver Enable */
|
2009-10-14 15:13:45 -07:00
|
|
|
|
2012-06-27 21:14:37 +00:00
|
|
|
/* Default LPI timers */
|
2013-06-18 07:03:23 +02:00
|
|
|
#define STMMAC_DEFAULT_LIT_LS 0x3E8
|
2014-08-28 08:11:42 +02:00
|
|
|
#define STMMAC_DEFAULT_TWT_LS 0x1E
|
2020-10-28 00:00:51 +08:00
|
|
|
#define STMMAC_ET_MAX 0xFFFFF
|
2012-06-27 21:14:37 +00:00
|
|
|
|
2025-02-05 13:40:31 +00:00
|
|
|
/* Common LPI register bits */
|
|
|
|
|
#define LPI_CTRL_STATUS_LPITCSE BIT(21) /* LPI Tx Clock Stop Enable, gmac4, xgmac2 only */
|
|
|
|
|
#define LPI_CTRL_STATUS_LPIATE BIT(20) /* LPI Timer Enable, gmac4 only */
|
|
|
|
|
#define LPI_CTRL_STATUS_LPITXA BIT(19) /* Enable LPI TX Automate */
|
|
|
|
|
#define LPI_CTRL_STATUS_PLSEN BIT(18) /* Enable PHY Link Status */
|
|
|
|
|
#define LPI_CTRL_STATUS_PLS BIT(17) /* PHY Link Status */
|
|
|
|
|
#define LPI_CTRL_STATUS_LPIEN BIT(16) /* LPI Enable */
|
|
|
|
|
#define LPI_CTRL_STATUS_RLPIST BIT(9) /* Receive LPI state, gmac1000 only? */
|
|
|
|
|
#define LPI_CTRL_STATUS_TLPIST BIT(8) /* Transmit LPI state, gmac1000 only? */
|
|
|
|
|
#define LPI_CTRL_STATUS_RLPIEX BIT(3) /* Receive LPI Exit */
|
|
|
|
|
#define LPI_CTRL_STATUS_RLPIEN BIT(2) /* Receive LPI Entry */
|
|
|
|
|
#define LPI_CTRL_STATUS_TLPIEX BIT(1) /* Transmit LPI Exit */
|
|
|
|
|
#define LPI_CTRL_STATUS_TLPIEN BIT(0) /* Transmit LPI Entry */
|
|
|
|
|
|
2013-03-26 04:43:05 +00:00
|
|
|
#define STMMAC_CHAIN_MODE 0x1
|
|
|
|
|
#define STMMAC_RING_MODE 0x2
|
|
|
|
|
|
2014-01-20 05:39:01 -06:00
|
|
|
#define JUMBO_LEN 9000
|
|
|
|
|
|
2019-08-07 10:03:12 +02:00
|
|
|
/* Receive Side Scaling */
|
|
|
|
|
#define STMMAC_RSS_HASH_KEY_SIZE 40
|
|
|
|
|
#define STMMAC_RSS_MAX_TABLE_SIZE 256
|
|
|
|
|
|
2019-08-17 20:54:50 +02:00
|
|
|
/* VLAN */
|
|
|
|
|
#define STMMAC_VLAN_NONE 0x0
|
|
|
|
|
#define STMMAC_VLAN_REMOVE 0x1
|
|
|
|
|
#define STMMAC_VLAN_INSERT 0x2
|
|
|
|
|
#define STMMAC_VLAN_REPLACE 0x3
|
|
|
|
|
|
2014-07-31 15:49:13 -05:00
|
|
|
struct mac_device_info;
|
|
|
|
|
|
2009-10-14 15:13:45 -07:00
|
|
|
struct mac_link {
|
2024-04-12 21:03:16 +03:00
|
|
|
u32 caps;
|
2017-05-24 09:16:47 +02:00
|
|
|
u32 speed_mask;
|
|
|
|
|
u32 speed10;
|
|
|
|
|
u32 speed100;
|
|
|
|
|
u32 speed1000;
|
2018-08-08 09:04:30 +01:00
|
|
|
u32 speed2500;
|
2017-05-24 09:16:47 +02:00
|
|
|
u32 duplex;
|
2019-06-28 09:29:16 +02:00
|
|
|
struct {
|
|
|
|
|
u32 speed2500;
|
|
|
|
|
u32 speed5000;
|
|
|
|
|
u32 speed10000;
|
|
|
|
|
} xgmii;
|
2020-03-17 10:18:51 +01:00
|
|
|
struct {
|
|
|
|
|
u32 speed25000;
|
|
|
|
|
u32 speed40000;
|
|
|
|
|
u32 speed50000;
|
|
|
|
|
u32 speed100000;
|
|
|
|
|
} xlgmii;
|
2009-10-14 15:13:45 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct mii_regs {
|
|
|
|
|
unsigned int addr; /* MII Address */
|
|
|
|
|
unsigned int data; /* MII Data */
|
2016-12-01 16:19:41 +01:00
|
|
|
unsigned int addr_shift; /* MII address shift */
|
|
|
|
|
unsigned int reg_shift; /* MII reg shift */
|
|
|
|
|
unsigned int addr_mask; /* MII address mask */
|
|
|
|
|
unsigned int reg_mask; /* MII reg mask */
|
|
|
|
|
unsigned int clk_csr_shift;
|
|
|
|
|
unsigned int clk_csr_mask;
|
2009-10-14 15:13:45 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct mac_device_info {
|
2013-04-08 02:10:01 +00:00
|
|
|
const struct stmmac_ops *mac;
|
|
|
|
|
const struct stmmac_desc_ops *desc;
|
|
|
|
|
const struct stmmac_dma_ops *dma;
|
2014-03-10 13:40:33 +01:00
|
|
|
const struct stmmac_mode_ops *mode;
|
2013-03-26 04:43:10 +00:00
|
|
|
const struct stmmac_hwtimestamp *ptp;
|
2018-05-04 10:01:38 +01:00
|
|
|
const struct stmmac_tc_ops *tc;
|
2019-05-24 10:20:15 +02:00
|
|
|
const struct stmmac_mmc_ops *mmc;
|
2023-12-01 13:52:51 +08:00
|
|
|
const struct stmmac_est_ops *est;
|
2025-05-07 14:38:10 +08:00
|
|
|
const struct stmmac_vlan_ops *vlan;
|
2021-06-11 23:05:19 +03:00
|
|
|
struct dw_xpcs *xpcs;
|
2024-03-26 14:32:10 +01:00
|
|
|
struct phylink_pcs *phylink_pcs;
|
2010-01-06 23:07:17 +00:00
|
|
|
struct mii_regs mii; /* MII register Addresses */
|
|
|
|
|
struct mac_link link;
|
2014-07-31 15:49:13 -05:00
|
|
|
void __iomem *pcsr; /* vpointer to device CSRs */
|
2019-07-09 10:36:23 +08:00
|
|
|
unsigned int multicast_filter_bins;
|
|
|
|
|
unsigned int unicast_filter_entries;
|
|
|
|
|
unsigned int mcast_bits_log2;
|
2014-09-01 09:17:52 +02:00
|
|
|
unsigned int rx_csum;
|
2016-06-24 15:16:25 +02:00
|
|
|
unsigned int pcs;
|
|
|
|
|
unsigned int pmt;
|
2016-06-24 15:16:26 +02:00
|
|
|
unsigned int ps;
|
2020-03-17 10:18:52 +01:00
|
|
|
unsigned int xlgmac;
|
2020-03-30 23:53:57 +08:00
|
|
|
unsigned int num_vlan;
|
|
|
|
|
u32 vlan_filter[32];
|
2020-09-25 17:40:41 +08:00
|
|
|
bool vlan_fail_q_en;
|
|
|
|
|
u8 vlan_fail_q;
|
2023-11-21 13:38:42 +08:00
|
|
|
bool hw_vlan_en;
|
2009-10-14 15:13:45 -07:00
|
|
|
};
|
|
|
|
|
|
2017-03-17 16:11:07 +00:00
|
|
|
struct stmmac_rx_routing {
|
|
|
|
|
u32 reg_mask;
|
|
|
|
|
u32 reg_shift;
|
|
|
|
|
};
|
|
|
|
|
|
2018-04-23 09:05:15 +01:00
|
|
|
int dwmac100_setup(struct stmmac_priv *priv);
|
|
|
|
|
int dwmac1000_setup(struct stmmac_priv *priv);
|
|
|
|
|
int dwmac4_setup(struct stmmac_priv *priv);
|
2018-08-08 09:04:30 +01:00
|
|
|
int dwxgmac2_setup(struct stmmac_priv *priv);
|
2020-03-17 10:18:52 +01:00
|
|
|
int dwxlgmac2_setup(struct stmmac_priv *priv);
|
2010-01-06 23:07:18 +00:00
|
|
|
|
2021-10-14 07:24:31 -07:00
|
|
|
void stmmac_set_mac_addr(void __iomem *ioaddr, const u8 addr[6],
|
2013-09-23 11:37:59 -07:00
|
|
|
unsigned int high, unsigned int low);
|
|
|
|
|
void stmmac_get_mac_addr(void __iomem *ioaddr, unsigned char *addr,
|
|
|
|
|
unsigned int high, unsigned int low);
|
|
|
|
|
void stmmac_set_mac(void __iomem *ioaddr, bool enable);
|
2011-12-21 03:58:19 +00:00
|
|
|
|
2021-10-14 07:24:31 -07:00
|
|
|
void stmmac_dwmac4_set_mac_addr(void __iomem *ioaddr, const u8 addr[6],
|
2016-04-01 11:37:31 +02:00
|
|
|
unsigned int high, unsigned int low);
|
|
|
|
|
void stmmac_dwmac4_get_mac_addr(void __iomem *ioaddr, unsigned char *addr,
|
|
|
|
|
unsigned int high, unsigned int low);
|
|
|
|
|
void stmmac_dwmac4_set_mac(void __iomem *ioaddr, bool enable);
|
|
|
|
|
|
2013-09-23 11:37:59 -07:00
|
|
|
void dwmac_dma_flush_tx_fifo(void __iomem *ioaddr);
|
2016-06-24 15:16:24 +02:00
|
|
|
|
2012-08-22 21:28:18 +00:00
|
|
|
#endif /* __COMMON_H__ */
|