2025-05-12 17:56:56 +03:00
|
|
|
/* SPDX-License-Identifier: MIT */
|
|
|
|
/* Copyright © 2025 Intel Corporation */
|
|
|
|
|
|
|
|
#ifndef _VLV_SIDEBAND_H_
|
|
|
|
#define _VLV_SIDEBAND_H_
|
|
|
|
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
|
|
#include "vlv_iosf_sb.h"
|
|
|
|
#include "vlv_iosf_sb_reg.h"
|
|
|
|
|
|
|
|
enum dpio_phy;
|
2025-05-12 17:56:57 +03:00
|
|
|
struct drm_device;
|
2025-05-12 17:56:56 +03:00
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_bunit_get(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_BUNIT));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline u32 vlv_bunit_read(struct drm_device *drm, u32 reg)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_BUNIT, reg);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_bunit_write(struct drm_device *drm, u32 reg, u32 val)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_write(drm, VLV_IOSF_SB_BUNIT, reg, val);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_bunit_put(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_BUNIT));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_cck_get(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_CCK));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline u32 vlv_cck_read(struct drm_device *drm, u32 reg)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_CCK, reg);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_cck_write(struct drm_device *drm, u32 reg, u32 val)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_write(drm, VLV_IOSF_SB_CCK, reg, val);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_cck_put(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_CCK));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_ccu_get(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_CCU));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline u32 vlv_ccu_read(struct drm_device *drm, u32 reg)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_CCU, reg);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_ccu_write(struct drm_device *drm, u32 reg, u32 val)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_write(drm, VLV_IOSF_SB_CCU, reg, val);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_ccu_put(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_CCU));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_dpio_get(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_DPIO) | BIT(VLV_IOSF_SB_DPIO_2));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef I915
|
2025-05-12 17:56:57 +03:00
|
|
|
u32 vlv_dpio_read(struct drm_device *drm, enum dpio_phy phy, int reg);
|
|
|
|
void vlv_dpio_write(struct drm_device *drm,
|
2025-05-12 17:56:56 +03:00
|
|
|
enum dpio_phy phy, int reg, u32 val);
|
|
|
|
#else
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline u32 vlv_dpio_read(struct drm_device *drm, int phy, int reg)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_dpio_write(struct drm_device *drm,
|
2025-05-12 17:56:56 +03:00
|
|
|
int phy, int reg, u32 val)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_dpio_put(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_DPIO) | BIT(VLV_IOSF_SB_DPIO_2));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_flisdsi_get(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_FLISDSI));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline u32 vlv_flisdsi_read(struct drm_device *drm, u32 reg)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_FLISDSI, reg);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_flisdsi_write(struct drm_device *drm, u32 reg, u32 val)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_write(drm, VLV_IOSF_SB_FLISDSI, reg, val);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_flisdsi_put(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_FLISDSI));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_nc_get(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_NC));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline u32 vlv_nc_read(struct drm_device *drm, u8 addr)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_NC, addr);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_nc_put(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_NC));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_punit_get(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_PUNIT));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline u32 vlv_punit_read(struct drm_device *drm, u32 addr)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_PUNIT, addr);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline int vlv_punit_write(struct drm_device *drm, u32 addr, u32 val)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
return vlv_iosf_sb_write(drm, VLV_IOSF_SB_PUNIT, addr, val);
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
2025-05-12 17:56:57 +03:00
|
|
|
static inline void vlv_punit_put(struct drm_device *drm)
|
2025-05-12 17:56:56 +03:00
|
|
|
{
|
2025-05-12 17:56:57 +03:00
|
|
|
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_PUNIT));
|
2025-05-12 17:56:56 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
#endif /* _VLV_SIDEBAND_H_ */
|