2021-10-15 10:16:18 +03:00
|
|
|
/* SPDX-License-Identifier: MIT */
|
|
|
|
/*
|
|
|
|
* Copyright © 2021 Intel Corporation
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _INTEL_PCH_DISPLAY_H_
|
|
|
|
#define _INTEL_PCH_DISPLAY_H_
|
|
|
|
|
2022-02-21 13:03:56 +02:00
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
|
|
enum pipe;
|
2021-10-15 10:16:18 +03:00
|
|
|
struct intel_atomic_state;
|
2021-10-15 10:16:19 +03:00
|
|
|
struct intel_crtc;
|
2021-10-15 10:16:18 +03:00
|
|
|
struct intel_crtc_state;
|
2025-03-21 12:52:55 +02:00
|
|
|
struct intel_display;
|
2022-01-28 12:37:47 +02:00
|
|
|
struct intel_link_m_n;
|
2021-10-15 10:16:18 +03:00
|
|
|
|
2023-09-12 14:06:34 +03:00
|
|
|
#ifdef I915
|
2025-03-21 12:52:55 +02:00
|
|
|
bool intel_has_pch_trancoder(struct intel_display *display,
|
2022-02-21 13:03:56 +02:00
|
|
|
enum pipe pch_transcoder);
|
|
|
|
enum pipe intel_crtc_pch_transcoder(struct intel_crtc *crtc);
|
|
|
|
|
2022-01-24 21:31:36 +02:00
|
|
|
void ilk_pch_pre_enable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc);
|
2021-10-15 10:16:19 +03:00
|
|
|
void ilk_pch_enable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc);
|
2021-10-15 10:16:23 +03:00
|
|
|
void ilk_pch_disable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc);
|
|
|
|
void ilk_pch_post_disable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc);
|
2021-10-15 10:16:21 +03:00
|
|
|
void ilk_pch_get_config(struct intel_crtc_state *crtc_state);
|
2021-10-15 10:16:18 +03:00
|
|
|
|
2021-10-15 10:16:19 +03:00
|
|
|
void lpt_pch_enable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc);
|
2021-10-15 10:16:25 +03:00
|
|
|
void lpt_pch_disable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc);
|
2021-10-18 18:35:25 +03:00
|
|
|
void lpt_pch_get_config(struct intel_crtc_state *crtc_state);
|
2021-10-15 10:16:18 +03:00
|
|
|
|
2022-01-28 12:37:54 +02:00
|
|
|
void intel_pch_transcoder_get_m1_n1(struct intel_crtc *crtc,
|
|
|
|
struct intel_link_m_n *m_n);
|
|
|
|
void intel_pch_transcoder_get_m2_n2(struct intel_crtc *crtc,
|
|
|
|
struct intel_link_m_n *m_n);
|
2022-01-28 12:37:47 +02:00
|
|
|
|
2025-03-21 12:52:55 +02:00
|
|
|
void intel_pch_sanitize(struct intel_display *display);
|
2023-09-12 14:06:34 +03:00
|
|
|
#else
|
2025-03-21 12:52:55 +02:00
|
|
|
static inline bool intel_has_pch_trancoder(struct intel_display *display,
|
2023-09-12 14:06:34 +03:00
|
|
|
enum pipe pch_transcoder)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
static inline int intel_crtc_pch_transcoder(struct intel_crtc *crtc)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
static inline void ilk_pch_pre_enable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void ilk_pch_enable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void ilk_pch_disable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void ilk_pch_post_disable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void ilk_pch_get_config(struct intel_crtc_state *crtc_state)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void lpt_pch_enable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void lpt_pch_disable(struct intel_atomic_state *state,
|
|
|
|
struct intel_crtc *crtc)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void lpt_pch_get_config(struct intel_crtc_state *crtc_state)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void intel_pch_transcoder_get_m1_n1(struct intel_crtc *crtc,
|
|
|
|
struct intel_link_m_n *m_n)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
static inline void intel_pch_transcoder_get_m2_n2(struct intel_crtc *crtc,
|
|
|
|
struct intel_link_m_n *m_n)
|
|
|
|
{
|
|
|
|
}
|
2025-03-21 12:52:55 +02:00
|
|
|
static inline void intel_pch_sanitize(struct intel_display *display)
|
2023-09-12 14:06:34 +03:00
|
|
|
{
|
|
|
|
}
|
|
|
|
#endif
|
2022-02-21 13:03:55 +02:00
|
|
|
|
2021-10-15 10:16:18 +03:00
|
|
|
#endif
|