2023-11-16 17:02:23 +02:00
|
|
|
// SPDX-License-Identifier: MIT
|
|
|
|
/*
|
|
|
|
* Copyright © 2023 Intel Corporation
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "intel_de.h"
|
2025-06-06 13:22:56 +03:00
|
|
|
#include "intel_display_regs.h"
|
2023-11-16 17:02:23 +02:00
|
|
|
#include "intel_display_types.h"
|
|
|
|
#include "intel_dpt_common.h"
|
2024-05-10 18:23:15 +03:00
|
|
|
#include "skl_universal_plane_regs.h"
|
2023-11-16 17:02:23 +02:00
|
|
|
|
|
|
|
void intel_dpt_configure(struct intel_crtc *crtc)
|
|
|
|
{
|
2025-05-02 11:49:54 +03:00
|
|
|
struct intel_display *display = to_intel_display(crtc);
|
2023-11-16 17:02:23 +02:00
|
|
|
|
2025-05-02 11:49:54 +03:00
|
|
|
if (DISPLAY_VER(display) == 14) {
|
2023-11-16 17:02:23 +02:00
|
|
|
enum pipe pipe = crtc->pipe;
|
|
|
|
enum plane_id plane_id;
|
|
|
|
|
|
|
|
for_each_plane_id_on_crtc(crtc, plane_id) {
|
|
|
|
if (plane_id == PLANE_CURSOR)
|
|
|
|
continue;
|
|
|
|
|
2025-05-02 11:49:54 +03:00
|
|
|
intel_de_rmw(display, PLANE_CHICKEN(pipe, plane_id),
|
2023-11-16 17:02:23 +02:00
|
|
|
PLANE_CHICKEN_DISABLE_DPT,
|
2025-05-02 11:49:54 +03:00
|
|
|
display->params.enable_dpt ? 0 :
|
2023-11-16 17:02:23 +02:00
|
|
|
PLANE_CHICKEN_DISABLE_DPT);
|
|
|
|
}
|
2025-05-02 11:49:54 +03:00
|
|
|
} else if (DISPLAY_VER(display) == 13) {
|
|
|
|
intel_de_rmw(display, CHICKEN_MISC_2,
|
2023-11-16 17:02:23 +02:00
|
|
|
CHICKEN_MISC_DISABLE_DPT,
|
2025-05-02 11:49:54 +03:00
|
|
|
display->params.enable_dpt ? 0 :
|
2023-11-16 17:02:23 +02:00
|
|
|
CHICKEN_MISC_DISABLE_DPT);
|
|
|
|
}
|
|
|
|
}
|