2021-03-18 18:10:13 +02:00
|
|
|
/* SPDX-License-Identifier: MIT */
|
|
|
|
/*
|
|
|
|
* Copyright © 2020 Intel Corporation
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _G4X_DP_H_
|
|
|
|
#define _G4X_DP_H_
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
2022-11-02 12:08:18 +02:00
|
|
|
#include "i915_reg_defs.h"
|
2021-03-18 18:10:13 +02:00
|
|
|
|
|
|
|
enum pipe;
|
|
|
|
enum port;
|
|
|
|
struct intel_crtc_state;
|
2025-02-12 18:36:30 +02:00
|
|
|
struct intel_display;
|
2021-03-18 18:10:13 +02:00
|
|
|
struct intel_dp;
|
|
|
|
struct intel_encoder;
|
|
|
|
|
2023-09-12 14:06:37 +03:00
|
|
|
#ifdef I915
|
2025-02-12 18:36:30 +02:00
|
|
|
const struct dpll *vlv_get_dpll(struct intel_display *display);
|
|
|
|
bool g4x_dp_port_enabled(struct intel_display *display,
|
2021-03-18 18:10:15 +02:00
|
|
|
i915_reg_t dp_reg, enum port port,
|
|
|
|
enum pipe *pipe);
|
2025-02-12 18:36:30 +02:00
|
|
|
bool g4x_dp_init(struct intel_display *display,
|
2021-03-18 18:10:15 +02:00
|
|
|
i915_reg_t output_reg, enum port port);
|
2023-09-12 14:06:37 +03:00
|
|
|
#else
|
2025-02-12 18:36:30 +02:00
|
|
|
static inline const struct dpll *vlv_get_dpll(struct intel_display *display)
|
2023-09-12 14:06:37 +03:00
|
|
|
{
|
|
|
|
return NULL;
|
|
|
|
}
|
2025-02-12 18:36:30 +02:00
|
|
|
static inline bool g4x_dp_port_enabled(struct intel_display *display,
|
2023-09-12 14:06:37 +03:00
|
|
|
i915_reg_t dp_reg, int port,
|
|
|
|
enum pipe *pipe)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
2025-02-12 18:36:30 +02:00
|
|
|
static inline bool g4x_dp_init(struct intel_display *display,
|
2023-09-12 14:06:37 +03:00
|
|
|
i915_reg_t output_reg, int port)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
#endif
|
2021-03-18 18:10:13 +02:00
|
|
|
|
|
|
|
#endif
|