2019-05-27 08:55:01 +02:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2012-07-10 19:26:48 -05:00
|
|
|
/*
|
|
|
|
|
* Paravirt target for a generic QEMU e500 machine
|
|
|
|
|
*
|
|
|
|
|
* This is intended to be a flexible device-tree-driven platform, not fixed
|
|
|
|
|
* to a particular piece of hardware or a particular spec of virtual hardware,
|
|
|
|
|
* beyond the assumption of an e500-family CPU. Some things are still hardcoded
|
|
|
|
|
* here, such as MPIC, but this is a limitation of the current code rather than
|
|
|
|
|
* an interface contract with QEMU.
|
|
|
|
|
*
|
|
|
|
|
* Copyright 2012 Freescale Semiconductor Inc.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
2022-03-08 20:20:25 +01:00
|
|
|
#include <linux/of.h>
|
2012-07-10 19:26:48 -05:00
|
|
|
#include <linux/of_fdt.h>
|
2020-06-08 21:32:38 -07:00
|
|
|
#include <linux/pgtable.h>
|
2020-06-08 21:32:42 -07:00
|
|
|
#include <asm/machdep.h>
|
2012-07-10 19:26:48 -05:00
|
|
|
#include <asm/time.h>
|
|
|
|
|
#include <asm/udbg.h>
|
|
|
|
|
#include <asm/mpic.h>
|
2019-02-13 08:01:33 +01:00
|
|
|
#include <asm/swiotlb.h>
|
2012-07-10 19:26:48 -05:00
|
|
|
#include <sysdev/fsl_soc.h>
|
|
|
|
|
#include <sysdev/fsl_pci.h>
|
|
|
|
|
#include "smp.h"
|
|
|
|
|
#include "mpc85xx.h"
|
|
|
|
|
|
2023-08-22 08:13:13 +02:00
|
|
|
static void __init qemu_e500_pic_init(void)
|
2012-07-10 19:26:48 -05:00
|
|
|
{
|
|
|
|
|
struct mpic *mpic;
|
2013-01-21 19:56:43 -06:00
|
|
|
unsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |
|
|
|
|
|
MPIC_ENABLE_COREINT;
|
2012-07-10 19:26:48 -05:00
|
|
|
|
2013-01-21 19:56:43 -06:00
|
|
|
mpic = mpic_alloc(NULL, 0, flags, 0, 256, " OpenPIC ");
|
2012-07-10 19:26:48 -05:00
|
|
|
|
|
|
|
|
BUG_ON(mpic == NULL);
|
|
|
|
|
mpic_init(mpic);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __init qemu_e500_setup_arch(void)
|
|
|
|
|
{
|
|
|
|
|
ppc_md.progress("qemu_e500_setup_arch()", 0);
|
|
|
|
|
|
2012-08-28 15:44:08 +08:00
|
|
|
fsl_pci_assign_primary();
|
2012-08-03 18:14:10 +08:00
|
|
|
swiotlb_detect_4g();
|
2012-07-10 19:26:48 -05:00
|
|
|
mpc85xx_smp_init();
|
|
|
|
|
}
|
|
|
|
|
|
2012-08-28 15:44:08 +08:00
|
|
|
machine_arch_initcall(qemu_e500, mpc85xx_common_publish_devices);
|
2012-07-10 19:26:48 -05:00
|
|
|
|
|
|
|
|
define_machine(qemu_e500) {
|
|
|
|
|
.name = "QEMU e500",
|
2023-02-18 10:15:46 +01:00
|
|
|
.compatible = "fsl,qemu-e500",
|
2012-07-10 19:26:48 -05:00
|
|
|
.setup_arch = qemu_e500_setup_arch,
|
|
|
|
|
.init_IRQ = qemu_e500_pic_init,
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
|
.pcibios_fixup_bus = fsl_pcibios_fixup_bus,
|
fsl/pci: The new pci suspend/resume implementation
If we do nothing in suspend/resume, some platform PCIe ip-block
can't guarantee the link back to L0 state from sleep, then, when
we read the EP device will hang. Only we send pme turnoff message
in pci controller suspend, and send pme exit message in resume, the
link state will be normal.
When we send pme turnoff message in pci controller suspend, the
links will into l2/l3 ready, then, host cannot communicate with
ep device, but pci-driver will call back EP device to save them
state. So we need to change platform_driver->suspend/resume to
syscore->suspend/resume.
So the new suspend/resume implementation, send pme turnoff message
in suspend, and send pme exit message in resume. And add a PME handler,
to response PME & message interrupt.
Change platform_driver->suspend/resume to syscore->suspend/resume.
pci-driver will call back EP device, to save EP state in
pci_pm_suspend_noirq, so we need to keep the link, until
pci_pm_suspend_noirq finish.
Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
Signed-off-by: Scott Wood <scottwood@freescale.com>
2014-03-20 11:19:37 +08:00
|
|
|
.pcibios_fixup_phb = fsl_pcibios_fixup_phb,
|
2012-07-10 19:26:48 -05:00
|
|
|
#endif
|
2013-01-21 19:56:43 -06:00
|
|
|
.get_irq = mpic_get_coreint_irq,
|
2012-07-10 19:26:48 -05:00
|
|
|
.progress = udbg_progress,
|
2022-01-12 12:24:59 +01:00
|
|
|
.power_save = e500_idle,
|
2012-07-10 19:26:48 -05:00
|
|
|
};
|